Authors
Frank Rogin,
Rolf Drechsler
ISBN 9048192544
Ordering:
Book Summary:
Debugging becomes more and more the bottleneck to chip design productivity, especially
while developing modern complex integrated circuits and systems at the Electronic System
Level (ESL). Today, debugging is still an unsystematic and lengthy process. Here, a simple
reporting of a failure is not enough, anymore. Rather, it becomes more and more important
not only to find many errors early during development but also to provide efficient methods
for their isolation. In Debugging at the Electronic System Level the state-of-the-art of
modeling and verification of ESL designs is reviewed. There, a particular focus is taken
onto SystemC. Then, a reasoning hierarchy is introduced. The hierarchy combines well-known
debugging techniques with whole new techniques to improve the verification efficiency at
ESL. The proposed systematic debugging approach is supported amongst others by static code
analysis, debug patterns, dynamic program slicing, design visualization, property generation,
and automatic failure isolation. All techniques were empirically evaluated using real-world
industrial designs. Summarized, the introduced approach enables a systematic search for
errors in ESL designs. Here, the debugging techniques improve and accelerate error detection,
observation, and isolation as well as design understanding.
Authors:
Frank Rogin received his Diploma degree in computer science from
Brandenburg University of Technology, Cottbus, Germany, in 2002 and the
Dr. degree from the University of Bremen, Bremen, Germany, in 2009. He
worked as a research assistant at the Fraunhofer Institute for
Integrated Circuits, Branch Lab Design Automation in Dresden from 2002
to 2009. Since September 2009 he has been with BIOTRONIK SE & Co. KG in
Berlin where he works as a Software Test Engineer in the Home Monitoring
verification group. His research interests include debugging, static and
dynamic analysis as well as high-level languages like SystemC.
Rolf Drechsler received his diploma and Dr. phil. nat. degree in computer science from the J.W.
Goethe-University in Frankfurt am Main, Germany, in 1992 and 1995, respectively. He was with the
Institute of Computer Science at the Albert-Ludwigs-University of Freiburg im Breisgau, Germany
from 1995 to 2000. He joined the Corporate Technology Department of Siemens AG, Munich in 2000,
where he worked as a Senior Engineer in the formal verification group. Since October 2001 he has
been with the University of Bremen, Germany, where he is now a full professor for computer
architecture. His research interests include data structures logic synthesis, test, and
verification.
