Verifying Dynamic Aspects of UML Models

Mathias Soeken  Robert Wille  Rolf Drechsler
Institute of Computer Science, University of Bremen
28359 Bremen, Germany
{msoeken,rwille,drechsle}@informatik.uni-bremen.de

Abstract—The Unified Modeling Language (UML) as a de-facto standard for software development finds more and more application in the design of systems which also contain hardware components. Guaranteeing the correctness of a system specified in UML is thereby an important as well as challenging task. In recent years, first approaches for this purpose have been introduced. However, most of them focus only on the static view of a UML model.

In this paper, an automatic approach is presented which checks verification tasks for dynamic aspects of a UML model. That is, given a UML model as well as an initial system state, the approach proves whether a sequence of operation calls exists so that a desired behavior is invoked. The underlying verification problem is encoded as an instance of the satisfiability problem and subsequently solved using a SAT Modulo Theory solver. An experimental evaluation confirms the applicability of the proposed approach.

I. INTRODUCTION

The Unified Modeling Language (UML) is considered as a de-facto standard for software development [1]. By providing several diagram types, it enables the specification of complex systems on different levels of abstraction. This includes the global view on the system as a whole as well as the detailed description of one particular component. With increasing complexity of today’s hardware systems, researchers also investigated the integration of UML in the design of hardware, e.g. embedded systems [2], [3]. In the context of hardware/software co-design, systems are specified first on a high level of abstraction, before partitioned into respective hardware- and software-components in a later step.

A UML model includes constructs such as classes, associations, attributes, or operations in order to specify a system. Moreover, the Object Constraint Language (OCL) [4] is used to extend a UML model by additional textual constraints that define further properties and relations between the respective parts of the model. Analogously, pre- and post-conditions can be added to an operation specifying (1) the requirements in which an operation can be called and (2) the desired system state after the execution of the operation. As a result, static system states and dynamic sequences of operations can be modeled.

A crucial requirement in the design process of a complex system is its verification aimed to ensure the correctness. However, with increasing design complexity, it is decisive how and when verification is firstly being employed. Due to shortening time-to-market demands, design flaws need to be detected as early as possible. Being an abstract methodology for specifying systems, UML serves as a good starting point.

First verification approaches considering the static view of a UML model have already been introduced in the recent past. These approaches consider verification tasks such as consistency, independence, and consequences [5]. Amongst others, enumerative methods (e.g. [6]), theorem provers (e.g. [7]), Constraint-Satisfaction-Problem (CSP) solvers (e.g. [8]), and Boolean satisfiability (SAT) (e.g. [9]) have been applied for this purpose. However, in all these approaches, operations in the UML model (i.e. the dynamic view of a specification) are not considered. In contrast, [10] and [11] present approaches for the validation of dynamic aspects in UML models. But here, only the consistency between both, a given class diagram and a given sequence diagram, have been considered. Hence, verification tasks in the absence of a concrete instantiation cannot be checked. Another approach based on CSP is presented in [12]. This approach considers the behavioral aspects of a UML model by automatically checking properties on operations such as executability or determinism. However, only a single operation call is considered in at most two consecutive system states. That is, only the (static) system states before and after an operation call are checked, respectively.

In this paper, we introduce an approach that automatically addresses verification tasks for the dynamic view of a given specification. In contrast to previous methods, sequences of operation calls can be handled. Therefore, starting from an initial system state these sequences of operations are determined automatically in order to prove certain verification tasks such as the reachability of an operation or the generation of a particular system state. In contrast to similar techniques such as Bounded Model Checking [13], where the actual implementation of the operations is required, our approach implies the behavior using its respective pre- and post-conditions. That allows the detection of critical design flaws in the specification before a concrete implementation of the model is generated.

The respective verification tasks are encoded as an instance of the satisfiability problem. This satisfiability problem is then formulated as a SAT Modulo Theory (SMT) instance and subsequently solved by an SMT solver.

The resulting solution space of the respective problem instances is too large to efficiently apply enumerative approaches and, therefore, making a manual consideration of these verification tasks infeasible. In contrast, we demonstrate in an experimental evaluation that the verification tasks can be solved within reasonable run-time when applying the proposed method.

The remainder of the paper is structured as follows. Once the needed background is provided in Section II, the problem formulation is given in Section III. Section IV presents the proposed approach. Initially the general idea is introduced followed by a more detailed description of the respective encoding. Experiments in Section V show the applicability of the proposed approach. Finally, the paper is concluded in Section VI.
A. UML Models and OCL Expressions

In the most recent version of the UML standard, several concepts and respective diagram types are provided. However, in this paper we focus on three diagram types, namely the class diagram, the object diagram, and the sequence diagram. A class diagram comprises a UML model, which can be used e.g. to describe the structure of a system. An instantiation of a UML model is called a system state and is visualized by an object diagram. A system state provides a static view on the model. In addition, a sequence diagram provides the dynamic view on the model. It illustrates possible transitions between different system states, which can be reached by invoking the operations specified in the UML model.

Definition 1 (Class Diagrams): The main constructs in a class diagram are classes and attributes. Classes describe the kind of information in a system and how this information is structured. Attributes define the single data elements out of which a class is composed. Besides attributes, a class can contain operations, which process the information by usually modifying the values of the attributes. Classes can be connected using associations to describe a relation between them. Each class connected to the association is called association-end, and each association-end is annotated with a role-name and a multiplicity. The multiplicities classify the relation, e.g. a 1-to-1, a 1-to-many, or a many-to-many relation.

Example 1: A UML class diagram is depicted in Fig. 1. It consists of the classes Client and Host. Each class consists of one attribute, req (request) and ack (acknowledge), respectively, which can be assigned a string value. Further, the class Host contains the operation process.

Both classes are related by an association called Command. Given its multiplicities, this association establishes that each host is connected to at most eight clients, and that each client has to be connected to at least one, but at most two hosts.

Definition 2 (OCL Expressions): Using OCL expressions, textual constraints as invariants as well as pre- and post-conditions can be added to a class diagram. Invariants restrict the set of valid system states by enforcing specific system properties. On the other hand, pre- and post-conditions can be added to an operation to constrain the circumstances in which it can be called and to describe the system state after the execution, respectively.

II. PRELIMINARIES

To keep the paper self contained, definitions used in the remainder of this paper are detailed in this section. First, the notion of different UML concepts and diagram types is introduced. Then, the satisfiability problem is reviewed in Section II-B.

Example 2: In the class diagram in Fig. 1, an invariant is used to express that the attribute ack of the Host class must always be defined. Furthermore, a pre-condition requires a host to be connected to at least one client before the operation process can be called. After this operation has been called, it has to be assured that the attribute ack is set to “good” in case the previous command was “exit”.

Definition 3 (Object Diagrams): Object diagrams represent a concrete system state of a UML model. The main construct in an object diagram is an object, which is an instantiation of a class given in the class diagram. The attributes of the object are determined from the class and assigned concrete values. Finally, links in an object diagram represent instantiations of an association.

Example 3: An object diagram can be seen in Fig. 2. It represents a valid system state with respect to the UML model defined by the class diagram in Fig. 1, whereby host is connected to two clients, i.e. client1 and client2.

Definition 4 (Sequence Diagrams): A sequence diagram models the dynamic behavior of a UML model. It expresses the invocation of operation calls by objects and, thus, model interactivity between them. Since each operation call may affect the values of the attributes in the objects as well as the links between them, each sequence diagram captures several system states.

The set OP denotes all possible operations which can be invoked in a sequence diagram, i.e. all possible operations for each instantiated object. In this work, we model sequence diagrams in which each object calls its operations by itself.

B. Boolean Satisfiability and SAT Modulo Theories

The satisfiability problem (SAT) is the problem of determining whether there exists a satisfying assignment for a given function.

Definition 5 (Boolean Satisfiability): Given a function \( f : \mathbb{B}^n \rightarrow \mathbb{B} \) with \( \mathbb{B} = \{0,1\} \), the function \( f \) is satisfiable, if and only if there exists an assignment \( \alpha \in \mathbb{B}^n \) such that \( f(\alpha) = 1 \). In this case, \( \alpha \) is called a satisfying assignment. Otherwise, \( f \) is unsatisfiable. Usually, the satisfiability check is conducted on a function in conjunctive normal form. Although the SAT problem is \( \mathcal{NP} \)-complete [14], much research was dedicated to the investigation of SAT solvers in the recent decades [15], [16], [17]. Thus, many hard instances of practical problems are transformed into SAT problems and afterwards solved efficiently [18]. Furthermore, researchers combined Boolean satisfiability with problem descriptions on higher levels of abstraction, for example arithmetic or bit-vector logic, resulting in a technique called SAT Modulo Theories (SMT) [19]. Instead of having the function given in its conjunctive normal form, SMT allow complex expressions e.g. composed of arithmetic operations. In [20], it has been demonstrated that problems having a more complex structure tend to be solved more efficiently when retaining the level of abstraction in the solving process.

In this work, we transform the considered problem into an SMT instance consisting of bit-vector expressions called SMT constraints. This instance is afterwards solved by an SMT solver.
III. PROBLEM FORMULATION

This section briefly illustrates the problem considered in this paper. Given a class diagram together with an initial system state, the invocation of operations leads to different sequences of operation calls and system states, respectively. Pre- and post-conditions related to each operation define the effect of operation calls employing the design by contract approach [21]. More precisely, in order to invoke a certain operation, the respective pre-conditions have to be satisfied. Further, after an operation call, the following system state is assumed to fulfill the post-conditions of the respective operation.

However, it is not trivial to generate sequence diagrams (i.e. sequences of operation calls) confirming the correct behavior of certain corner-case scenarios. Moreover, to ensure that a desired behavior is possible (or not) with the UML model at hand is a cumbersome verification task.

Example 4: Consider the class diagram given in Fig. 3(a), which is used to illustrate possible verification tasks in the remainder of this paper. The diagram specifies a simple traffic light preemption. If the attribute carLight (pedLight) is assigned to True, cars (pedestrians) are allowed to go. Otherwise, they are supposed to wait. By the invariant in the class diagram (denoted by inv), it should be ensured that the traffic lights for both, cars and pedestrians, are never “green” at the same time. Finally, cars are allowed to pass as long as no pedestrian requests to cross the street (i.e. no pedestrian invokes the requesting operation). This is specified in the respective pre- and post-conditions of the operations¹. Fig. 3(b) shows an initial system state.

A serious design flaw is evident in this example. In order to reach a system state where pedestrians get a “green” light, first requesting has to be invoked (assigning request to True). Due to the invariant, switchCarLight has to be executed next in order to set carLight to False. Finally, the call of switchPedLight leads to the desired system state (also depicted in Fig. 3(c)). However, no further operation calls can be performed in this state since (1) the pre-conditions of requesting and switchPedLight fail and (2) the call of switchCarLight would lead to a system state which contradicts the invariant. Thus, the system got stuck in a deadlock situation. In order to provide a correct specification for a system to be implemented, it is essential to detect such unwanted behavior prior to the implementation.

Besides that, other important verification tasks might be:

- Are all operations reachable (i.e. is it possible to invoke each operation at least once within a period of time)?
- Can a certain system state be generated (e.g. is it possible to get a “green” light for the pedestrians)?
- Is the system safe (e.g. is there a sequence of operation calls leading to a system state where both lights are “green”)?

In summary, having a class diagram along with an initial state, it is important to check whether the specified system exhibits certain behaviors. While these checks can be performed prior to the implementation of the system, often this is a manual and therefore time-consuming process – in particular for larger models. Thus, in this paper we address the following problem:

How can we automatically check whether a wanted or unwanted behavior for a given UML class diagram and a given initial state exists?

IV. CHECKING THE CORRECT BEHAVIOR USING SATISFIABILITY SOLVERS

In order to automatically solve verification tasks as the ones sketched in the previous section, we suggest the usage of satisfiability solvers. In the following, the proposed approach is described. The general idea is sketched first, followed by a description of the concrete encoding.

A. General Idea

To automatically check the correctness of a specification with respect to certain corner-cases or behaviors (e.g. deadlock situations and reachability of operations), all possible execution scenarios (i.e. all possible sequence diagrams) have to be considered. However, due to the infinite number of such scenarios, this is obviously not feasible. Thus, we suggest an iterative approach instead, whereby the number of considered execution scenarios (i.e. all possible sequence diagrams) have to be reduced. However, checking the verification task with such a restriction is expensive. In the worst case, \(|OP|^k\) possibilities have to be considered, where \(OP\) is the number of possible operations to be called in a certain system state. Thus, in order to solve the problem, we make use of satisfiability solvers, for which efficient and sophisticated solving engines are available.

The main flow is shown in Fig. 4. Given the above mentioned inputs, we construct the problem of obtaining a desired behavior within \(k\) steps as a satisfiability instance. If the resulting instance is determined satisfiable by a respective
satisfiable, whereby \( \tau \) denotes the respective verification task to be proven. If this is the case, a sequence diagram can be obtained from the assignments to \( op_0, op_1, \ldots, op_{k-1} \). Otherwise, it has been proven that no such behavior is possible considering the given class diagram with its invariants and pre- and post-conditions.

However, in order to solve this satisfiability problem, \( f \) has to be encoded so that it can be handled by an SMT solver. In the following sections, the concrete encodings of the needed components, i.e., system states (including invariants), the selection of the operations (including the restrictions implied by the pre- and post-conditions), as well as the actual verification task, are described in detail.

C. Encoding of System States and their OCL Invariants

The encoding of the system states is inspired by [9], where Boolean satisfiability has been applied in order to determine a valid system state (in terms of an object diagram) from a given class diagram. To this end, an encoding of objects (and their attribute assignments) as well as of links between them has been introduced, respectively.

*Encoding 1 (Attributes):* Let \( c \) be a class in a UML model, for which the system state \( \sigma_t \) with \( 0 \leq t \leq k \) should be generated. Then, for each attribute \( a \) and for each object \( o \) in \( \sigma_t \), a bit-vector \( \vec{\alpha}_{a,t} \in \mathbb{B}^{\|a\|} \) is created. The assignment to \( \vec{\alpha}_{a,t} \) represents the assignment to the respective attribute of the object \( o \) in the system state \( \sigma_t \). The value of \( n \) is the number of possible values that the attribute \( a \) can be assigned to (including \( \bot \), representing the undefined value).

To ensure that \( \vec{\alpha}_{a,t} \) can only be assigned to legal values, the constraint \( \vec{\alpha}_{a,t} < bv(n) \) is added to the instance, whereby \( bv : \mathbb{N} \rightarrow \mathbb{B}^k \) returns the bit-vector expansion of an integer value.

Links are encoded in a similar way. Therefore, new variables \( \vec{\lambda} \) are introduced, whereby the bits of \( \vec{\lambda} \) represent the possible links in an object diagram. The assignment to these bits defines whether a link does exist or does not exist.

*Example 5:* Fig. 6(a) shows the variables and the constraints needed to encode a system state \( \sigma_t \) which is derived from the class diagram introduced in Example 4. In this object diagram, one object for the class *TrafficLight* and two objects for the class *Button* are instantiated\(^2\). A satisfying assignment of this instance is shown in Fig. 6(b). This assignment represents the system state depicted in Fig. 6(c).

Besides the basic structure, also the additional OCL invariants have to be considered. To this end, all specified invariants have

\(^2\)Note that the Boolean attributes are encoded by an \( \vec{\alpha} \)-variable of size 2 in order to encode the Boolean values *False* (represented by \( 0_2 \)) and *True* (represented by \( 1_2 \)), as well as the undefined value \( \bot \) (represented by \( 10_2 \)). As a result, the constraints \( \vec{\alpha} < 11_2 \) are added to exclude the forth possible assignment \( 11_2 \), which does not represent a valid value.

---

**Fig. 4.** General flow

**Fig. 5.** Structure of the satisfiability instance
to be encoded into a logical equivalent using the introduced variables $\vec{\alpha}$ and $\vec{\lambda}$.

**Example 6:** In case of the traffic light preemption, the OCL invariant

$$\neg (\text{pedLight} = \text{true} \text{ and carLight} = \text{true})$$

has to be considered. This can be encoded by adding the constraint

$$\neg \left( \vec{\alpha}_{\text{pedLight}},t = 012 \wedge \vec{\alpha}_{\text{carLight}},t = 012 \right)$$

to the instance. Therewith, the assignment from Fig. 6(b) is not satisfiable any longer and the solver has to determine another solution (e.g. with $\vec{\alpha}_{\text{pedLight}},t = 002$ and $\vec{\alpha}_{\text{carLight}},t = 012$).

Analogously, other OCL constraints (e.g. further logical and arithmetic expressions, collections such as sets, bags, sequences, or ordered sets, as well as statements like `forAll` and `includes`) can be encoded.

### D. Encoding of Operation Calls

With the encoding of the system states, the respective operation calls can be encoded. Therefore, new variables and further constraints are introduced:

**Encoding 2 (Operation Calls):** For each step $t$ with $0 \leq t < k$, a bit-vector $\vec{\omega}_t \in \mathbb{B}^{\lfloor \log_2(|OP|) \rfloor}$ is created, representing the operation call at this step. Depending on the assignment to $\vec{\omega}_t$, the respective pre-conditions (for the system state $\sigma_t$) and post-conditions (for the system state $\sigma_{t+1}$) have to be enforced.

Therefore, the constraint

$$\bigwedge_{t=0}^{k-1} \bigwedge_{op \in OP} (\vec{\omega}_t = \text{enc}(op)) \Rightarrow \text{enc}(\sigma_t(<_{op})) \wedge \text{enc}(\sigma_{t+1}(>_op))$$

is added to the instance, whereby $\text{enc}(op)$ represents a distinct binary representation of the operation $op$, i.e. a number from $0$ to $|OP| - 1$. Further, $\text{enc}(\sigma_t(<_{op}))$ ($\text{enc}(\sigma_{t+1}(>_op))$) represents the encoding of the respective pre-condition (post-condition). The latter encoding is analogous to the encoding of the invariants outlined above. Finally, to ensure that only legal values can be assigned to $\vec{\omega}_t$, the constraint $\vec{\omega}_t < \text{bv}(|OP|)$ is added to the instance.

**Example 7:** Reconsider the traffic light example from Fig. 3(a) and the $\vec{\alpha}$-variables shown in Fig. 6(a) introduced to encode the respective system states. Furthermore, let $\text{enc}(\text{requesting}) = 102$ be the binary encoding of the operation $\text{requesting}$ of object $b1$. To encode the respective pre- and post-conditions for that operation in step $t$, the constraint

$$(\vec{\omega}_t = 102) \Rightarrow \vec{\alpha}_{\text{pedLight}},t = 002 \quad (\text{tl.pedLight} = \text{false})$$

$$(\vec{\omega}_t = 102) \Rightarrow \vec{\alpha}_{\text{request}},t = 012 \quad (\text{tl.request} = \text{true})$$

is added to the instance.

In other words, depending on the assignment to $\vec{\omega}_t$, constraints derived from the respective pre- and post-conditions of the considered operation are implied. Similar constraints are added for the remaining operations.

### E. Encoding of the Verification Task

Finally, the desired verification task has to be encoded. This can be done in various ways depending on the respective goal. The general procedure is hereby to pre-define the respective variables in order to enforce the desired behavior. For example:

- To check whether a certain operation $op \in OP$ is reachable, the constraint $\bigvee_{t=0}^{k-1} (\vec{\omega}_t = \text{enc}(op))$ (enforcing that in at least one step $op$ is called) is added to the instance.
- To check whether a certain system state can be generated, the assignments to the respective $\vec{\alpha}$-variables have to be enforced for at least one system state. In the traffic light example, to ensure that it is possible to get a “green” light for the pedestrians, the constraint $\bigvee_{t=0}^{k-1} (\vec{\alpha}_{\text{pedLight}},t = 012)$ is added to the instance.

In combination with the encodings introduced above, a satisfying assignment can then be determined only if the desired behavior is possible. More complex verification tasks can be defined analogously.

### F. Solving the Instance

Given the encodings presented above, a satisfiability instance is being constructed, which can be handled by a solving engine, if respective variables and encodings are transformed into a proper format. In this paper, we applied an SMT solver using the bit-vector logic theory $\text{QF}_\text{BV}$. The $\text{QF}_\text{BV}$ theory provides syntactical equivalences for the bit-vector operations used above.

Having the resulting instance available, the solver tries to determine an assignment to the $\vec{\omega}_t$ variables which satisfies all constraints. If this is possible, the respective operation calls and the resulting system states (including values of attributes and links) can be obtained by the assignments to the respective $\vec{\omega}$-, $\vec{\alpha}$-, and $\vec{\lambda}$-variables. In contrast, if no satisfying assignment can be found, it has been proven that the desired behavior is not possible considering the underlying class diagram as well as the respective invariants and conditions.

### V. Experimental Evaluation

In order to evaluate the proposed approach, all concepts introduced above have been implemented and applied to three UML models in different setups and with different verification tasks. The results of this experimental evaluation are described in the present section. The respective SMT instances were transformed to a file in the SMT-LIB format and solved with the SMT solver Boolector [22]. The experiments were carried...
the satisfiability problem. The approach has been experimentally evaluated in a case study, which demonstrates that the considered verification tasks can be checked efficiently.

**REFERENCES**


**TABLE I**

<table>
<thead>
<tr>
<th>Name</th>
<th>#Cl</th>
<th>#Attr</th>
<th># Assoc</th>
<th>#Op</th>
<th>#Pre</th>
<th>#Post</th>
<th>#Inv</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switch</td>
<td>2</td>
<td>4</td>
<td>3</td>
<td>4</td>
<td>7</td>
<td>25</td>
<td>3</td>
</tr>
<tr>
<td>Simple CPU</td>
<td>6</td>
<td>9</td>
<td>6</td>
<td>5</td>
<td>8</td>
<td>9</td>
<td>8</td>
</tr>
<tr>
<td>Traffic Control</td>
<td>3</td>
<td>6</td>
<td>1</td>
<td>5</td>
<td>13</td>
<td>46</td>
<td>7</td>
</tr>
</tbody>
</table>

**TABLE II**

<table>
<thead>
<tr>
<th>Name</th>
<th>Task</th>
<th>#Obj</th>
<th>Depth</th>
<th>Status</th>
<th>Run-time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switch</td>
<td>Reachability</td>
<td>25</td>
<td>23</td>
<td>sat</td>
<td>49.7</td>
</tr>
<tr>
<td>Switch</td>
<td>Reachability</td>
<td>25</td>
<td>22</td>
<td>unsat</td>
<td>50.0</td>
</tr>
<tr>
<td>Switch</td>
<td>Reachability</td>
<td>25</td>
<td>50</td>
<td>sat</td>
<td>621.7</td>
</tr>
<tr>
<td>Switch</td>
<td>Reachability</td>
<td>9</td>
<td>103</td>
<td>sat</td>
<td>147.5</td>
</tr>
<tr>
<td>Simple CPU</td>
<td>State Gen.</td>
<td>13</td>
<td>100</td>
<td>sat</td>
<td>1.3</td>
</tr>
<tr>
<td>Simple CPU</td>
<td>State Gen.</td>
<td>13</td>
<td>100</td>
<td>unsat</td>
<td>0.4</td>
</tr>
<tr>
<td>Traffic Control</td>
<td>Reachability</td>
<td>6</td>
<td>5</td>
<td>sat</td>
<td>0.0</td>
</tr>
<tr>
<td>Traffic Control</td>
<td>Reachability</td>
<td>24</td>
<td>10</td>
<td>sat</td>
<td>1.6</td>
</tr>
<tr>
<td>Traffic Control</td>
<td>State Gen.</td>
<td>9</td>
<td>30</td>
<td>unsat</td>
<td>0.1</td>
</tr>
<tr>
<td>Traffic Control</td>
<td>State Gen.</td>
<td>9</td>
<td>100</td>
<td>unsat</td>
<td>0.4</td>
</tr>
</tbody>
</table>

out on a 2.26 GHz Intel Core2 Duo with 3 GB main memory running Linux 2.6.

Due to page limitations, the considered models are not described in detail but briefly summarized in Table I. In the columns, the name of the respective benchmarks as well as the number of classes, attributes, associations, operations, pre-conditions, post-conditions, and invariants are listed. The *Switch* model specifies a protocol, where clients can exchange data between each other (controlled by a common host). Further, a simple CPU including a program counter, a control unit, and an arithmetic logic unit, is modeled in the benchmark denoted by *Simple CPU*. Finally, the *Traffic Control* is an extension of the traffic light example in Fig. 3(a) with a yellow phase and suitable for a crossing.

On these models (in different configurations), two verification tasks have been performed. First, it is checked whether a certain operation is reachable (referred to as *Reachability*). Next, it is checked whether a certain system state can be generated (referred to as *State Gen.*). The results are listed in Table II. In the first columns, the name and the respective verification task is given, followed by the number of objects, the depth, the result (i.e. satisfiable or unsatisfiable), and the required run-time in seconds.

As can be seen, the verification tasks can be solved within seconds, and no task needed more time than 650 seconds to complete. In the experiments, both the number of objects and the depth have been adjusted in order to evaluate the scalability of the proposed approach. Although the run-time increases as expected, verification tasks up to 100 steps can still be considered and solved with moderate computational effort.

**VI. CONCLUSION**

In this paper an approach has been presented that automatically solves verification tasks for the dynamic view of a UML class diagram including operations with pre- and post-conditions. Sequences of operation calls including their implications on successive system states have been considered. Therefore, the respective system states, operation calls, and the actual verification task have been encoded as an instance of the satisfiability problem. The approach has been experimentally evaluated in a case study, which demonstrates that the considered verification tasks can be checked efficiently.