ABSTRACT

Formal verification of SystemC is challenging. Before dealing with symbolic inputs and the concurrency semantics, a front-end is required to translate the design to a formal model. The lack of such front-ends has hampered the development of efficient back-ends so far.

In this paper, we propose an isolated approach by using an Intermediate Verification Language (IVL). This enables a SystemC-to-IVL translator (front-end) and an IVL verifier (back-end) to be developed independently. We present a compact but general IVL that together with an extensive benchmark set will facilitate future research.

Furthermore, we propose an efficient symbolic simulator integrating Partial Order Reduction. Experimental comparison with existing approaches has shown its potential.

1. INTRODUCTION

The system modeling language SystemC [16, 12] is being widely adopted to create golden models in the Electronic System Level (ESL) design and verification flow [2]. The golden models are developed using a behavioral/algorhithmic style in combination with abstract communication based on Transaction Level Modeling (TLM) [16]. Ensuring the correctness of these models is of major importance since undetected errors become very expensive in later design steps. To verify the abstract SystemC models, the straight-forward approach is simulation offered already by the free event-driven simulation kernel shipped with the SystemC class library [1]. Substantial improvements have been proposed by supporting the validation of (TLM) assertions, see e.g. [4, 8, 9, 23]. To further enhance simulation coverage, methods based on Partial Order Reduction (POR) have been proposed [19, 3]. They allow to explore all possible scheduling sequences of SystemC processes for a given data input. However, representative inputs are still needed. Therefore, formal approaches for SystemC TLM have been devised. But due to the object-oriented nature of SystemC and its sophisticated synchronous and asynchronous simulation semantics, formal verification is very challenging [25].

We review existing formal approaches in detail in Section 2. With some exceptions, they use freely available SystemC parsers and thus are hampered by their limitations as detailed in [20]. At the same time most of the existing approaches translate the SystemC design into a formal representation. These representations are similar in their expressiveness which motivates the first major contribution of this paper: the Intermediate Verification Language (IVL). The properties of IVL and the resulting advantages include:

- Compact, intuitive and readable language: IVL has been designed in such a way that both manual and automatic transformations from SystemC are possible.
- Independent development of front-end and back-end: IVL enables to focus on the problem that the user wants to address.
- Open language and support: IVL is open and a free parser is provided. Moreover, all freely available benchmarks used by existing formal verification approaches for SystemC have been transformed into an extensive IVL benchmark set. This accelerates research in particular with respect to new formal approaches.

Based on IVL the second contribution of this paper is an efficient symbolic simulator. The novelty of our simulator is to combine and adopt two efficient verification techniques – POR [11, 10] and symbolic execution [5] – under the simulation semantics of SystemC. While POR prunes redundant process scheduling sequences, symbolic execution efficiently explores all conditional execution paths of each individual process in conjunction with symbolic inputs. Subsequently, the simulator covers all possible inputs and scheduling sequences of the design exhaustively. It supports both static and dynamic POR and is configurable with respect to the search algorithm for state traversal. For the first time we provide a full experimental comparison of all available state-of-the-art formal approaches. This comparison also demonstrates clearly the potential of our proposed approach.

The rest of this paper is organized as follows. In Section 2 we review related work mainly on formal verification of SystemC. Section 3 gives a brief introduction to SystemC. Then, in Section 4 the IVL is introduced. The symbolic simulator is presented in Section 5. Section 6 gives the experimental results. Finally, the paper is concluded in Section 7.

1 This work was supported in part the German Federal Ministry of Education and Research (BMBF) within the project SANITAS under contract no. 16M3088 and by the German Research Foundation (DFG) within the Reinhart Koselleck project DR 287/25-1.
2. RELATED WORK

A handful of formal verification approaches for SystemC TLM have been proposed. Early efforts, for example [21, 17, 24], have very limited scalability or do not model the SystemC simulation semantics thoroughly [18]. Among the more recent approaches, the following four are the most promising and currently represent the state-of-the-art.

STATE, first proposed in [15], translates SystemC designs to timed automata. With STATE it is not possible to verify properties on SystemC designs directly. Instead, they have to be formulated on the automata and can then be checked using the UPPAAL model checker.

SCIVER [13] translates SystemC designs into sequential C models first. Temporal properties using an extension of PSL [22] can be formulated and integrated into the C model during generation. Then, C model checkers can be applied to check for assertion violations. High-level induction on the generated C model has been proposed to achieve completeness and efficiency. However, no dedicated techniques to prune redundant scheduling sequences are provided.

KRATOS [7] translates SystemC designs into threaded C models. Then, the ESST algorithm is employed, which combines an explicit scheduler and symbolic lazy abstraction. POR techniques are also integrated into the explicit scheduler. For property specification, simple C assertions are supported. The main performance bottleneck of KRATOS is the potentially slow abstraction refinements.

SDSS [6] formalizes the semantics of SystemC designs in terms of Kripke structures. Then, BMC and induction can be applied in a similar manner as SCIVER. The main difference is that the scheduler is not involved in the encoding of SDSS. It is rather explicitly executed to generate an SMT formula that covers the whole state space. Still, no dedicated techniques to handle equivalent scheduling sequences are supported. SDSS allows simple properties reasoning about variable values at the beginning of each evaluation phase.

With respect to our proposed IVL, the threaded C programs used by KRATOS are the most close representation. However, KRATOS just employs this representation as a means to enable explicit process scheduling in its model checking algorithm. It is not designed as an IVL and thus for example it is not documented whether the full language or which subset of C can be used. KRATOS itself appears to support only a very small fraction of C. The parser of KRATOS for this representation is also not available. Furthermore, the SystemC-related constructs cannot be cleanly separated, e.g. processes and channel updates are identified by function name prefixes, events are declared as enum values, etc. The new SystemC constructs for process control such as suspend and resume (cf. SystemC 2.3) are also not supported.

3. BACKGROUND ON SYSTEMC

In the following only the essential aspects of SystemC are described. SystemC has been implemented as a C++ class library, which includes an event-driven simulation kernel. The structure of the system is described with ports and modules, whereas the behavior is described in processes which are triggered by events and communicate through channels. A process gains the runnable status when one or more events of its sensitivity list have been notified. The simulation kernel selects one of the runnable processes and gives this process the control. The execution of a process is non-preemptive, i.e. the kernel receives the control back if the process has finished its execution or suspends it by calling wait(). SystemC provides three types of processes with SC_THREAD being the most general type, i.e. the other two can be modeled by using SC_THREAD. For event-based synchronization, SystemC offers many variants of wait() and notify() such as wait(time), wait(event), event.notify(delay), event.notify(), etc.

The simulation semantics of SystemC can be summarized as follows [16]: First, the system is elaborated, i.e. instantiation of modules and binding of channels and ports is carried out. Then, there are the following steps to process:

1. Initialization: Processes are made runnable.

2. Evaluation: A runnable process is executed or resumes its execution. In case of immediate notification, a waiting process becomes runnable immediately. This step is repeated until no more processes are runnable.

3. Update: Updates of channels are performed. These updates have been requested during the evaluation phase.

4. Delta notification: If there are delta notifications, the waiting processes are made runnable, and then the simulation is continued with the Evaluation step.

5. Timed notification: If there are timed notifications, the simulation time is advanced to the earliest one, the waiting processes are made runnable, and the simulation is continued with the Evaluation step. Otherwise the simulation is stopped.

In the next section, we define the IVL based on this simulation semantics.

4. INTERMEDIATE VERIFICATION LANGUAGE

The IVL is the stepping stone between a front-end and a back-end. Ideally, it should be compact and easily manageable but at the same time powerful enough to allow the translation of SystemC designs. Our view is that a back-end should focus purely on the behavior of the considered SystemC design. This behavior is fully captured by the SystemC processes under the simulation semantics of the SystemC kernel. Therefore, a front-end should first perform the elaboration phase, i.e. determine the binding of ports and channels. Then it should extract and map the design behavior to the IVL, whose elements are detailed in the following.

Based on the simulation semantics described above, we identify the three basic components of the SystemC kernel: SC_THREAD, sc_event and channel update. These are adopted to be kernel primitives of the IVL: thread, event and update, respectively. Associated to them are the following primitive functions:

- suspend and resume to suspend and resume a thread, respectively;
- wait and notify to wait for and notify an event (the notification can be either immediate or delayed depending on the function arguments);
- request_update to request an update to be performed during the update phase.

These primitives form the backbone of the kernel. Other SystemC constructs such as sc_signal, sc_mutex, static sensitivity, etc. can be modeled using this backbone.
1 SC_MODULE(Module) {
2 uint x, a, b;
3 void B() {
4 e.wait();
5 b = x / 2;
6 }
7 void C() {
8 e.notify();
9 }
10 if (x % 2)
11 a = 1;
12 else
13 if (a % 2)
14 b = x / 2;
15 else
16 a = 0;
17 }
18 }
19 }
20 thread A begin
21 a = 0
22 end
23 thread B begin
24 assert e
25 b = x / 2
26 end
27 thread C begin
28 assert 2 * b + a == x
29 end
30 }
respectively). There are no pending event notifications, no pending updates and yet no path condition. Now, the execution of thread B will change its state to blocked, add e to the pending notification list, and update its SP to Line 17. All other values remains unchanged.

Every edge depicts a transition between two states and its label shows which thread has been selected and executed in this transition. The execution of B mentioned above thus corresponds to the outgoing edge with label B from the uppermost node. The differences between dashed and solid edges are explained later in Section 5.3. In the following we describe the main components of the simulator: scheduler, interpreter and employed POR techniques.

5.1 Scheduler

The scheduler manages the set of execution states. It selects an unvisited execution state and explores all interleavings in this state. That means for each runnable thread, the control is given to the interpreter to execute it. The interpreter implements symbolic execution and is responsible for the handling of symbolic values and the detection of errors during thread execution (see Section 5.2).

The scheduler receives the control back from the interpreter in one of the following two cases:

1. The execution reaches the end of the thread or a wait statement. This case results from the simulation semantics of SystemC. The current execution state is marked as visited and a new execution state with the updated status of the thread is added.

2. The thread execution reaches a conditional goto statement, whose condition is a symbolic expression. Because the condition can be true or false depending on the involved symbolic values, the execution state is marked as visited and then split into two new ones for both cases. In the true (false) case, the condition (its negation) is added to the path condition, the split flag is set such that the thread execution can be continued later by the interpreter directly after the conditional goto. Note that, because of this direct continuation (no other runnable thread is executed), the execution of the thread is actually not preempted under the SystemC simulation semantics.

If the selected execution state has no runnable threads, that means the evaluation phase is completed. The scheduler performs the other phases (i.e. update, delta and timed notification). If new runnable threads arise after that, the exploration is continued, otherwise the end of an execution path is reached.

Now consider the first solid path from the left in Figure 3. From the initial execution state, thread B is executed and then blocked by the wait statement. Afterwards, a new execution state is produced and thread C is executed in this new state. This execution notifies event e and terminates. This notification makes B runnable again and it is executed in the next execution state. After the termination of B, A is executed. When the execution of A reaches the conditional goto, two new execution states are produced because the condition involves the symbolic value of x. There are no runnable threads and no pending notifications in both states, therefore both mark the end of an execution path.

For the state space exploration, the scheduler supports depth-first search, breath-first search, and iterative deepening. An interactive mode is also provided to enable the user to select only one runnable thread to execute from an execution state. This is useful for example to replay an erroneous execution path.

5.2 Interpreter

The interpreter implements symbolic execution. It executes a thread in an execution state by interpreting the statements of the thread. The execution can either be started or resumed at the statement determined by the thread SP. As mentioned in Section 4, there are three types of statements: assignments, goto, and function calls. For an assignment, the interpreter simply replaces the value of the left-hand side in the execution state with the right-hand side expression. In case of an unconditional goto, the execution continues at the specified label. Conditional goto is handled as follows: if the condition involves a symbolic value, the scheduler takes over as described above, otherwise the condition is evaluated and the execution continues at either the specified label or the next statement.

Since we have inlined non-primitive function calls, only calls to kernel and verification primitive functions are left to process. They are interpreted according to their semantics in SystemC as follows.

- **wait**: The thread execution is blocked and the control is given back to the scheduler as described above.
- **notify**: In case of an immediate notification, all waiting threads in the execution state are made runnable. Otherwise, the pending notification list is updated accordingly.

![Figure 3: Search tree for the example](image-url)
Windows and dynamic POR we refer to [11, 10, 19].

pendency calculation. For a more detailed formal treatment
produces a much bigger overhead in comparison to static de-
dpendency which is often an over-approximation. However, it
during the simulation and thus more precise than static de-
dynamically determined. Dynamic dependency is calculated
between every pair of them. Intuitively, two
transition suspend the other transition by calling
suspend: The status of the to-be-suspended thread is
changed to blocked.
resume: The status of the to-be-resumed thread is
changed to runnable.
request update: The requested update is added to the
pending update list.
assert: The conjunction of the path condition and the
negation of the asserted expression is given to an SMT
solver. If a solution can be found, the assertion is
violated, and a counterexample is created from this
solution and reported.
assume: The given expression is added to the path
condition.

In addition to assertions, the interpreter also checks for
other types of errors such as division by zero or memory
access violation.

5.3 Partial Order Reduction
The above described scheduler explores all possible thread
scheduling sequences explicitly. Many of them can be re-
duced without affecting the verification result by applying
POR techniques.

The basic idea is to divide a thread into several transitions.
A transition is a list of statements that can be executed
without interruption by the interpreter before the control is
given back to the scheduler. A transition begins either at the
start of the thread or after a wait statement. It ends either
at the end of the thread or before another wait statement.
Thus, every time a thread is executed, actually one of its
transitions is being executed. A thread is runnable if one of
its transitions is runnable.

After all transitions are identified, we establish a depend-
cency relation between every pair of them. Intuitively, two
transitions X and Y are dependent if two execution orders
XY and YX lead to different results. We have the following
cases of dependency:

• Both transitions access the same memory location iden-
tified by a variable, a pointer or an array, with at least
one write access;
• A transition notifies an event immediately which the
other transition waits for (e.g. thread B and C from Figure 2);
• A transition suspends the other transition by calling
suspend.

Based on this dependency relation, the persistent set and
sleep set techniques [11] are employed to identify equiva-

tent thread scheduling sequences. These two techniques are
orthogonal and can be combined to achieve better results.
Basically, for each visited execution state, both techniques
derive a subset of runnable transitions. Future exploration
from this state is restricted to this transition subset.

The dependency relation can be either statically or dy-
namically determined. Dynamic dependency is calculated
during the simulation and thus more precise than static de-
dpendency which is often an over-approximation. However, it
produces a much bigger overhead in comparison to static de-
dpendency calculation. For a more detailed formal treatment
of static and dynamic POR we refer to [11, 10, 19].

The dashed execution paths in Figure 3 are pruned by us-
ing static POR and must not be traversed. This reduction

5.4 Limitations
Currently, loop detection is not implemented in our sym-
bolic simulator. For models without symbolic inputs, the
symbolic simulation becomes explicit model checking and
thus well-known loop detection algorithms for example in
SPIN can be used. But the general case with symbolic in-
puts is much more interesting and challenging. Therefore,
loop detection is left for future work and consequently our
simulator can only be applied to models that either termi-
nate or contain bugs.

Symbolic execution can run into the path explosion prob-

6. EXPERIMENTAL RESULTS
We have implemented the proposed approach in a proto-
type called SISSI (SystemC IVL Symbolic Simulator) using
Python (version 2.7.3rc2). Our implementation also uses
an intermediate SMT layer [14] that allows to switch be-
tween different solvers or also run several solvers in parallel.
However, for the experiments here we just employ Boolec-
tor. Furthermore, we use two variants SISSI-S and SISSI-D
which perform static and dynamic POR, respectively.

All experiments have been conducted on an AMD Phenom
3.4 GHz machine with 8 GB RAM running Linux. Time
limiter for each run is set to 1200 seconds. Among the four
state-of-the-art approaches mentioned in Section 2, SDSS
and its benchmarks are to the best of our knowledge not
available. We use benchmarks taken from the websites of
KRATOS3, SCIVER4 and STATE5, and develop some new
benchmarks as well. For each benchmark, three equiva-

tent models are needed (in IVL for SISSI, in threaded C
for KRATOS, in SystemC for SCIVER and STATE). The
checked properties are source code assertions which are sup-
ported by all approaches but STATE. Hence, we need to
change the models slightly before giving them to STATE.

Table 1 shows a representative excerpt of the results. The
first column gives the name of the benchmark. The next
columns present for each benchmark the lines of code in IVL,
the verification result (Safe or Unsafe), and the verification
time needed by SISSI-S, SISSI-D, KRATOS, SCIVER and
STATE, respectively. Furthermore, Table 1 is divided by the
dashed line into two halves. The upper half shows results for
benchmarks without symbolic inputs. We believe symbolic
approaches are not the right tool for these models. But since
they have been used in the past for the evaluation of such
approaches, we still include them in the comparison. As
can be seen, SCIVER and KRATOS do not perform well
on these benchmarks. SISSI and STATE resort to explicit
model checking and therefore are much faster in general.

The more important results for benchmarks with symbolic
inputs are presented in the lower half of Table 1. Note that
for these models, STATE explores a much smaller state space

3es.fbk.eu/tools/kratos
4www.systemc-verification.org/sciver
5www.pes.tu-berlin.de/state_project
in comparison to the other methods since its back-end does not support the full range of C++ int. Still, STATE does not perform/scale well in the presence of symbolic inputs and also it does not accept some of the models (indicated as \textit{error}). The \textit{token-ring-bug} and \textit{mem-slave-tlm-sym} benchmarks are basically \textit{transmitter} and \textit{mem-slave-tlm}, respectively, with symbolic inputs. With the exception of SISSI, these are notably harder for the model checkers. Overall, SISSI delivers clearly the best performance by far on benchmarks with symbolic inputs.

The trade-off between static and dynamic POR discussed in Section 5.3 can also be observed in the \textit{transmitter}, \textit{token-ring-bug} and \textit{buffer-ws} benchmarks.

7. CONCLUSIONS

This paper makes two contributions to the formal verification of SystemC TLM. First, we present a compact, intuitive and readable \textit{Intermediate Verification Language} (IVL) for SystemC that enables the independent development of front-ends and back-ends. With the availability of the IVL, a free parser and an extensive benchmark set, research in particular with respect to new back-ends can be accelerated. Second, we propose a new efficient symbolic simulator integrating Partial Order Reduction and symbolic execution. This combination enables the effective exploration of all possible inputs and process scheduling sequences. The experimental comparison confirms the potential of our symbolic simulator. This is also to the best of our knowledge the most comprehensive comparison of available state-of-the-art approaches.

8. REFERENCES