Adaptive Simulation with Virtual Prototypes for RISC-V: Switching Between Fast and Accurate at Runtime

Vladimir Herdt\textsuperscript{1} \hspace{1em} Daniel Große\textsuperscript{1,2} \hspace{1em} Sören Tempel\textsuperscript{3} \hspace{1em} Rolf Drechsler\textsuperscript{1,3}

\textsuperscript{1}Cyber-Physical Systems, DFKI GmbH, Bremen, Germany
\textsuperscript{2}Chair of Complex Systems, Johannes Kepler University Linz, Austria
\textsuperscript{3}Institute of Computer Science, University of Bremen, Bremen, Germany

Vladimir.Herdt@dfki.de, daniel.grosse@jku.at, tempel@uni-bremen.de, drechsle@informatik.uni-bremen.de

\textbf{Abstract}—Recently, Virtual Prototypes (VPs) were introduced for the emerging RISC-V Instruction Set Architecture (ISA) and become an important part of the growing RISC-V ecosystem. A central component of the VP is the Instruction Set Simulator (ISS). VPs should provide a high performance and at the same time yield accurate results, which are conflicting requirements.

To tackle this problem, we present an efficient VP-based adaptive simulation that is tailored for the RISC-V ISA and allows to seamlessly switch the accuracy setting in the ISS at runtime. This enables to selectively simulate the application as fast as possible and as accurate as necessary. In this paper we focus on the performance impact of different accuracy settings and leave the evaluation of accuracy results for future work. Our RISC-V experiments demonstrate that up-to 543x speed-up is possible with a JIT-based setting in the ISS.

I. I\textsc{ntroduction}

RISC-V is an open and royalty-free Instruction Set Architecture (ISA) that features an extremely modular design and gained enormous momentum in recent years. RISC-V became a game changer for embedded systems in several applications such as Internet-of-Things (IoT) to build highly specialized solutions. Beside a thorough functional validation, performance evaluations and optimizations are crucial to meet the application specific demands. Therefore, mainly simulation-based methods are employed. The RISC-V ecosystem provides several simulators that enable SW execution early in design flow. In particular, Virtual Prototypes (VPs) play a very important role here [1], [2]. VPs are essentially abstract models of the entire HW platform and predominantly created in SystemC TLM (Transaction Level Modeling) [3], [4]. A central component of the VP is the Instruction Set Simulator (ISS), which is an abstract model of the processor (and hence responsible to fetch, decode and execute instructions one after another). By integrating appropriate timing models, VPs can be used for performance evaluations.

In general, VPs should provide a high simulation performance (to deal with complex SW) and at the same time yield accurate results (to do performance evaluations and optimizations), which are two conflicting requirements. In order to deal with this problem, a common approach is to build two (or more) separate VP models with different accuracy settings and use them accordingly. A fast VP model to perform functional validation and an accurate VP model to do performance evaluations. However, this approach becomes highly inefficient when only (a small) part(s) of the SW needs to be analyzed accurately, e.g. the execution of a specific kernel module in the Linux Operating System (OS), or a particular recurring interaction with a peripheral. Furthermore, due to the rising (SW) complexity this problem is further amplified. Thus, it is crucial to build efficient solutions that can adapt the accuracy in the VP on demand at runtime.

\textbf{Contribution:} We present an efficient VP-based adaptive simulation tailored for RISC-V that allows to seamlessly switch the accuracy setting in the ISS at runtime. The configuration for switching, i.e. when to perform a particular switching, is user-provided. Our approach allows to scale between a high-speed Just-in-Time (JIT) compilation-based setting down to a Cycle-Accurate (CA) interpreter-based setting in the ISS and is tailored for SystemC-based VPs. Carefully designed interfaces allow to regularly synchronize with the SystemC kernel and to collect required timing information in the ISS. In addition, the ISS is designed to work on a single execution state that stays consistent between switching. Thus, switching is a very lightweight operation that can be executed with a minimal performance overhead.

In this paper we focus on the performance impact of different accuracy settings and leave evaluation of accuracy results for future work. Our RISC-V experiments demonstrate that up-to 543x speed-up is possible with a JIT-based setting in the ISS. To the best of our knowledge, our solution is the only freely available SystemC-based VP that is capable of booting Linux\textsuperscript{1}.

II. Related Work

Considering RISC-V, there exist a number of simulators such as the reference simulator SPIKE [5]. RISC-V QEMU [6], RV8 [7], DBT-RISE [8] or Renode [9]. They differ in their implementation techniques and intended use-case which range from mainly pure CPU simulation (SPIKE, RV8) to full-system simulation (QEMU, DBT-RISE) and even support for multi-node networks of embedded systems (Renode). However, they are mainly designed to simulate as fast as possible and thus do not offer a CA performance evaluation. A full-system simulator that can provide accurate performance evaluation results, and recently got RISC-V support, is gem5 [10], [11]. Another viable option is the open source RISC-V VP [12], which is implemented in SystemC TLM. However, neither gem5 nor RISC-V VP support JIT-based techniques and hence the performance is significantly reduced compared to the high-speed simulators. In addition, none of the RISC-V simulators supports switching the timing accuracy setting at runtime. Commercial VP tools, e.g. Synopsys Virtualizer or Mentor Vista, might also support RISC-V in combination with fast and accurate timing models but their implementation is proprietary. Finally, there are approaches to formalize the RISC-V ISA semantics, e.g. SAIL [13] and GRIFT [14], which also provide or can generate simulator backends. However, they only offer limited performance and are not designed for timing accurate simulations.

Looking beyond RISC-V, the general idea of using a configurable simulator is not new. For example, [15] present a (full-system) simulator for the PowerPC architecture that can be extensively configured through compile time flags and command line arguments. In [16] a JIT-based re-implementation is described to speed-up pure-functional simulations. Fine-grained configuration of simulators (via generation of different models) to meet application specific demands is discussed in [17], [18] present an adaptive simulation that can learn an approximate timing model (in combination with a JIT-based execution) to deliver approximate timing results. However, a VP-based runtime adaptive simulation that scales between CA and high-performance JIT-based execution tailored for RISC-V is not available to the best of our knowledge.

\textsuperscript{1}Visit \url{http://www.systemc-verification.org/risc-v} to find our open source RISC-V VP and also our most recent RISC-V related approaches.
There have been proposed some approaches for runtime adaptive simulations in the context of VPs. [19] proposes to create TLM (bus) models at different levels of abstraction and switch between them at runtime (based on a user-provided configuration) to obtain fast and accurate results. [20] is conceptually similar but also considers power modeling in addition to performance evaluations. These methods are complementary to our approach, since they consider the accuracy of TLM transactions while we focus on the ISS. Other approaches leverage runtime adaptive simulations to switch between an ISS-based and RTL-based [21] as well as gate-level simulation [22] for the purpose of fast and accurate fault injection. These approaches operate on a different abstraction level than ours.

III. BACKGROUND: SystemC and TLM

SystemC TLM is an industry-proven modeling standard to create VPs [1]. SystemC is not a new language, rather a C++ class library which includes an event-driven simulation kernel [3]. The structure of a SystemC design is described with ports and modules, whereas the behavior is modeled in processes which are triggered by events. Communication between SystemC modules is abstracted using TLM transactions at the cost of timing accuracy, but significant improvements in simulation speed, i.e. up to a factor of 1,000 in comparison to an RTL simulation. Transactions are routed on a bus system based on their address from an initiator to a target socket as defined in the SystemC TLM-2.0 standard.

Two optimization techniques are commonly utilized to improve the SystemC simulation performance: Direct Memory Interface (DMI) and Time Quantum (TQ). DMI allows to bypass the bus system for specific address ranges to directly and very efficiently access the memory through a pointer (instead of routing a TLM transaction). TQ allows to (locally) postpone the synchronization with the SystemC kernel by running ahead of the (global) simulation time for a configurable TQ value (e.g. to avoid synchronization after every executed instruction in the ISS).

IV. ADAPTIVE VP-BASED SIMULATION

Here we present our VP-based adaptive simulation approach. We start with an overview (Section IV-A), then present the implementation of JIT (Section IV-B) and switching (Section IV-C).

A. Core Architecture

Fig. 1 shows an architecture overview with the most relevant components and relations between them. At the center is the ISS. The ISS essentially consists of three parts: state, interpreter and JIT. The state includes the (RISC-V) ISA state, i.e. Program Counter (PC) and register values, as well as interpreter and JIT related data structures. The interpreter fetches, decodes and executes instructions one after another. JIT enables to speed-up execution by translating instructions directly into host assembler instructions (alongside the interpreter execution), and re-using them henceforth.

The memory interface (Fig. 1 center) is leveraged by the ISS for instruction fetching as well as processing of load and store instructions. It works as follows: First the memory address access is translated from a virtual to a physical (v2p) address by using the Memory Management Unit (MMU). In systems without MMU or if the MMU is currently disabled, v2p is a no-op (since the system already works with physical addresses). Then the resulting physical address is compared against the available DMI address ranges, i.e. list of (start,end) address pairs. If it does match, the memory access is directly processed via DMI, thus bypassing the TLM bus. Otherwise, the memory access is translated into a TLM transaction and routed through the bus to the target.

Both the ISS and memory interface can update the core timing model. It provides a set of interface functions tailored for the interpreter- and JIT-based execution settings. The timing model utilizes SystemC quantum keeper to synchronize with the SystemC kernel after a (configurable) TQ.

The JIT setting in the ISS leverages a JIT compiler (that in our case translates RISC-V instructions to x86_x64 assembly). The JIT compiler has access to the ISS state that is shared with the interpreter-based setting. It generates x86_x64 assembly instructions that directly read and write that shared state to ensure that the state stays consistent between switching. For optimization, the JIT compiler uses DMI.

Depending on the current setting, the main ISS simulation loop performs either an interpreter-based or JIT-based execution step in each iteration. In the following we present more details on the JIT implementation and how switching is implemented.

B. JIT-based Execution Setting

Fig. 2 shows the JIT-based execution step. Compared to the interpreter, a JIT step operates on Basic Blocks (BBs) instead of single instructions. A BB is essentially a linear sequence of instructions that ends with a jump or branch. First, the (virtual) PC is translated into a Physical PC (PPC) address in Line 1. In case the MMU is disabled or not available, this is a no-op.

If a JIT BB is already available for PPC, it will be directly executed (Line 2). Otherwise, the BB will be collected, compiled and stored for subsequent reference (Line 11). During collection, the readily available interpreter functions are used to directly execute, the one after another collected, basic block instructions. For performance reasons we manage two mappings for the BB lookup (Line 7). A fixed size (4096) Direct Mapped Cache (DMC) that is queried first and then a hash map fallback if PPC is not in DMC.

The BB is executed by calling the JIT compiled function (Line 15). It is compiled to directly operate on the ISS state, in particular the registers and PC. Hence, after the function returns (Line 15), the ISS state is fully consistent with the interpreter. Thus, execution can swap directly and arbitrary between the JIT-based and interpreter-based setting after each step.

A trap can interrupt the JIT execution (and hence cause a BB to leave early in Line 13) and will be immediately processed after the trapped instruction. Please note, a trap can also be caused by the v2p function of the MMU in Line 8. After each JIT step interrupts are checked and processed (Line 12).

C. Switching Settings

A switching configuration essentially provides the initial start setting as well as settings for specific parts of the application, e.g.
functions or PC ranges. This can be implemented by providing switching commands, which are pairs of (trigger-PC, target-setting). It means to switch at runtime to the target setting in the ISS, when PC equals trigger-PC.

In general, switching can be implemented in one of two ways: 1) either by embedding the switching commands into the SW application, or 2) by passing/embedding the switching commands into the ISS. Both approaches can be implemented in different ways and have certain trade-offs. In general, embedding switching commands into the SW provides very precise control in combination with a high performance. However, it requires to re-compile the SW (which also means that source code must be available) and modifies the SW (which means the analyzed SW binary is slightly different to the actual SW binary). On the other hand, passing them to the ISS is more flexible and does not require to modify the SW application. However, it can cause additional performance overhead and may not always be applicable (e.g. when executing an application in Linux, it may not be clear at which address the application will be loaded).

In this paper we used the embedding approach for switching by using a custom system call (syscall). In RISC-V a syscall is triggered by the ECALL instruction and arguments are (typically) passed in the registers a7 (syscall number) as well as a0 to a3 (arguments for the syscall to select target setting). The syscall (instruction) is then intercepted in the ISS and processed accordingly.

V. EXPERIMENTS

We have implemented our approach for adaptive simulation on top of the open source SystemC-based RISC-V VP [23], [24]. We used the asmjit [25] library as backend in our JIT compiler. First, we present a performance evaluation in Section V-A. It shows the performance impact of the different ISS execution settings in the SystemC-based VP, and it compares the performance against other RISC-V simulators. Then (Section V-B), we discuss a Linux-based case study that demonstrates the applicability and benefits of our approach. All experiments have been performed on a Linux system with an Intel i5-7200U processor. Please note, we focus on the performance impact of different accuracy settings and leave the evaluation of accuracy results for future work.

A. Performance Evaluation

We consider six different ISS settings in the VP for this evaluation: Base, +DMI, +TQ, +IA, +JBB, +JL. Base provides the most accurate simulation setting. It neither uses TQ nor DMI and integrates an example CA timing model (that considers pipeline, branch prediction and caching effects [26]). +DMI extends Base with DMI optimization for instruction fetching and main memory accesses. +TQ extends +DMI with TQ optimization to synchronize only every 10,000 cycles with the SystemC kernel. +IA modifies +TQ to replace the CA timing model with a lightweight Instruction-Accurate (IA) timing model (i.e. use a fixed number of cycles per instruction). +JBB extends +IA with a JIT-based ISS that translates single BBs. +JL extends +JBB with common BB link optimization. We use a JIT quantum of 10,000 cycles for +JL to match the TQ. In addition to comparing the ISS settings, we provide a performance comparison to four RISC-V simulators (designed for different use-cases, see Section II) in order to better relate the VP performance results: QEMU, SPIKE, gem5 and SAIL.

We use Embench [27], a standard benchmark suite specifically targeting embedded devices, for the evaluation. It is a collection of benchmarks instead of synthetic programs and the benchmarks have a varying degree of computational, branching and memory access complexity. Table I shows the results. The first column shows the benchmark name. The next four columns show the number of executed instruction (#X, measured on the RISC-V VP with +IA setting) and their classification into computational (#C), memory access (#M) and jump/branch (#J) instructions. The remaining ten columns report the execution time (in seconds) for the respective simulator and setting. Please note that we compare the performance difference of each setting in isolation in this performance evaluation, thus no actual accuracy switching occurs here (though switching support is available in the ISS). The last row shows the overall average performance in MIPS (Million Instructions Per Second).

It can be observed that both +DMI and +TQ optimizations have a significant impact on the execution performance, between 1.5x and 1.8x as well as 3.0x and 4.6x, depending on the benchmark. The CA timing model has an overhead of around 58% to the IA timing model (based on the MIPS). It needs to regularly update (per instruction) and synchronize the timing effects with the SystemC-based simulation. +JBB is already up to 37.6x faster than +IA (see the nettle-sha256 benchmark). +JL further boosts performance, it is up to 7.8x and 57.2x faster than +JBB and +IA, respectively (see the nsichneu and nettle-sha256 benchmark). +JL has an average of around 1040 MIPS. Overall, this evaluation shows the performance differences between the ISS settings and demonstrates the high performance of the JIT-based setting (+JL is up to 543x faster than the CA Base setting, see the aha_month64 benchmark).

QEMU is a very mature and highly optimized simulator, specifically designed for high-speed pure functional simulations. Thus, +JL is expectedly slower than QEMU (though only around 1.4x, based on MIPS) due to the performance overhead of the SystemC kernel and the more accurate SystemC-based simulation timing.

Compared to SPIKE (high-speed interpreter-based reference simulator) and gem5 (designed for architectural exploration and analysis), the +JL setting is 7.4x and 416.0x faster, respectively (1040 MIPS compared to 141.4 MIPS and 2.5 MIPS). gem5 is a large and rather generic platform which aims to support different architectures besides RISC-V which causes additional overhead.

Compared to SAIL, +JL is consistently much faster (more than three orders of magnitude), which is not unexpected due to the focus on formal reasoning of SAIL.

B. Switching Case Study: Linux Application

As a case study, we consider a Linux-based embedded application. It consists of two parts: a userland program that contains the application logic, and a Linux kernel driver which provides access to the peripherals. The application logic contains a processing loop that copies data from a sensor peripheral to a UART peripheral. The processing loop is repeated multiple times and the sensor generates random data. The userland program accesses the peripherals through a character device provided by the Linux kernel driver. The character device in turn enables to interact with the peripherals through memory mapped I/O. Please note, this embedded application acts as an
### VI. CONCLUSION AND FUTURE WORK

We presented an efficient VP-based adaptive simulation for RISC-V that allows to seamlessly switch the accuracy setting in the ISS at runtime. We demonstrated the high performance of our JIT-based setting and the efficacy in reducing the performance evaluation time on a Linux case study. Next, we plan to:

- Provide complete accuracy results and evaluate the VP-based accuracy against other RISC-V simulators.
- Use a more extensive benchmark set for the performance evaluation that also considers sophisticated OS benchmarks.
- Consider advanced JIT optimizations for further speed-up, keeping a regular synchronization with the SystemC kernel.
- Integration of adaptive TLM models (beside the ISS) to enable adaptive simulations with full platform settings.
- Support for easy specification and integration of custom RISC-V instruction set extensions with the JIT engine.

#### REFERENCES


#### TABLE I: Experiment results - all execution times reported in seconds, number of executed instructions (#X) in Billions (B). #C, #M and #J classify #X into computational, memory access and jump/branch instructions. T.O. = Time Out (2h = 7200s).

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Interpretor-based</th>
<th>JIT-based</th>
<th>Other RISC-V Simulators</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Base</td>
<td>+DMI</td>
<td>+IQ</td>
</tr>
<tr>
<td>aha-mont64</td>
<td>4.53B</td>
<td>90%</td>
<td>0%</td>
</tr>
<tr>
<td>crc32</td>
<td>4.18B</td>
<td>75%</td>
<td>13%</td>
</tr>
<tr>
<td>cubic</td>
<td>6.80B</td>
<td>71%</td>
<td>17%</td>
</tr>
<tr>
<td>edn</td>
<td>3.56B</td>
<td>61%</td>
<td>29%</td>
</tr>
<tr>
<td>hufbench</td>
<td>2.47B</td>
<td>53%</td>
<td>26%</td>
</tr>
<tr>
<td>matmult-int</td>
<td>3.18B</td>
<td>50%</td>
<td>38%</td>
</tr>
<tr>
<td>minver</td>
<td>5.01B</td>
<td>66%</td>
<td>16%</td>
</tr>
<tr>
<td>nboby</td>
<td>3.11B</td>
<td>76%</td>
<td>9%</td>
</tr>
<tr>
<td>nettle-aes</td>
<td>4.45B</td>
<td>78%</td>
<td>20%</td>
</tr>
<tr>
<td>nettle-sha256</td>
<td>4.05B</td>
<td>84%</td>
<td>14%</td>
</tr>
<tr>
<td>nischnue</td>
<td>2.24B</td>
<td>0%</td>
<td>55%</td>
</tr>
<tr>
<td>picojpeg</td>
<td>3.70B</td>
<td>60%</td>
<td>29%</td>
</tr>
<tr>
<td>qduino</td>
<td>2.87B</td>
<td>64%</td>
<td>20%</td>
</tr>
<tr>
<td>sglib-combined</td>
<td>2.49B</td>
<td>37%</td>
<td>37%</td>
</tr>
<tr>
<td>sile</td>
<td>2.91B</td>
<td>44%</td>
<td>31%</td>
</tr>
<tr>
<td>st</td>
<td>3.88B</td>
<td>76%</td>
<td>10%</td>
</tr>
<tr>
<td>statemate</td>
<td>1.79B</td>
<td>39%</td>
<td>52%</td>
</tr>
<tr>
<td>ud</td>
<td>3.32B</td>
<td>62%</td>
<td>19%</td>
</tr>
<tr>
<td>wikisort</td>
<td>1.30B</td>
<td>58%</td>
<td>25%</td>
</tr>
</tbody>
</table>

Overall Performance average MIPS: 3.3 3.4 19.2 30.8 387.3 1048 1486 1414 2.5 0.3