

Matching Abstract and Concrete Hardware Models for Design Understanding

Tino Flenker*

*Institute of Computer Science, University of Bremen
28359 Bremen, Germany
Email: flenker@informatik.uni-bremen.de

Görschwin Fey*†

†Institute of Space Systems, German Aerospace Center
28359 Bremen, Germany
Email: goerschwin.fey@dlr.de

Abstract—Nowadays, before a microchip’s concrete implementation is available a more abstract model, e.g., on *electronic system level* (ESL) is created. To ensure a better design understanding a matching of both model’s variables is proposed. But how to map a variable from the abstract model to a variable from the concrete model? We evaluate a simulation based approach to address this problem. We instrument both models to get traces for each variable and propose three methods to figure out which variable matches to a corresponding variable of the other model.

I. INTRODUCTION

Microchip’s complexity nowadays increases at tremendous speed. To adhere to strict time-to-market constraints tools are required which facilitate a rapid understanding and incorporation of hardware designs. That makes *design understanding* (DU) an important research topic, because DU enables a faster debugging by tool support. A faster understanding supports new colleagues in a company and the training period can be reduced.

To solve *equivalence checking* (EC) several approaches are proposed. In [1][2] formal methods are used but it is not feasible to perform EC using conventional equivalence checkers due to significant internal differences in abstract and concrete model.

Our approach uses a simulation based approach for EC. Using simulation to find potentially equivalent nodes in two circuits is common as a preprocessing step for formal EC. Such equivalent nodes are often called cut-points. This also holds when comparing abstract and concrete models [3][4][5][6]. For EC complete equivalence of the models is expected often including cycle accuracy [7]. However, for design understanding the two models are expected to be quite different. Usually in an abstract model the timing information is lost and cannot be used. Because of that, traces will have a different length and simple matching by comparing values one by one is not possible.

In [8] the authors propose a method for non cycle accurate EC. However, this approach is only suitable for *register transfer level* (RTL) to RTL EC so it is not relevant for ESL to RTL EC. The authors of [9] use a simulation-based approach but assume that both models are available in SystemC [10]. Our approach aims to find corresponding parts of the abstract

model in the concrete model available in Verilog.

For DU we propose an approach to match abstract models with concrete models. By this, the designer can directly find the implementation of abstract functionality. Matching models is reduced to mapping variables between the two abstraction levels. We use simulation traces to perform the mapping. The underlying assumption is that variables relating to the same functionality yield similar simulation traces. In the following we present three methods, which compare traces of concrete and abstract models. The methods handle traces despite of absence of timing information and despite of different lengths. Experimental results show the quality of the approach.

II. METHODOLOGY

This section describes the proposed approach. First, the work flow is presented and afterwards three methods for variable matching are explained.

A. Work Flow

The main goal is to find relations between variables of an abstract and a concrete hardware model. For that an implementation written in a *hardware description language* (HDL) and another implementation written in a higher level programming language like C/C++ or SystemC are considered. An example for an abstract implementation is an *instruction set simulator* (ISS) of a processor.

To get a trace of each implementation some use cases are needed, which execute the same functionality and are available for both models. To get the traces, the hardware model can be simulated and the values of registers and internal signals can be printed. To get the abstract model’s trace, the model can be instrumented so that the values can be printed, when needed.

For example, consider a processor and a corresponding ISS. In addition a compiler and a program in C/C++ are needed. Next, the program is compiled and on each implementation the program is executed and a trace from each model is generated.

B. Trace Analysis

In this section three methods for trace analysis are introduced. In short they are described as follows:

- 1) Get the set of each variable’s values.
- 2) Get the set and count the number of occurrences of each variable’s values.
- 3) Consider the sequence of variable’s values.

The methods can also be used one after another. That means, all indistinguishable variables after the first method is finished are the input for the second method. Next, all remaining

This work was supported by the University of Bremen’s Graduate School SyDe, funded by the German Excellence Initiative, and the German Research Foundation (DFG, grant no. FE 797/6-2).

This work has also been partially funded from the European Union’s Horizon 2020 research and innovation programme under grant agreement No. 644905 (IMMORTAL).

extension of the use cases could cause an improvement. The third method which considers the sequence of the values leads to the same results for the write operation. However, both variables of the read operation match to the same variable (ReqR) which shows a deterioration to the second method, because the matching of AckR by the counting method is correct and here it is not.

REFERENCES

- [1] K. Hao, F. Xie, S. Ray, and J. Yang, "Optimizing equivalence checking for behavioral synthesis," in *Design, Automation Test in Europe Conference Exhibition (DATE), 2010*, March 2010, pp. 1500–1505.
- [2] S. Vasudevan, V. Viswanath, J. A. Abraham, and J. Tu, "Sequential equivalence checking between system level and rtl descriptions," *Design Automation for Embedded Systems*, vol. 12, no. 4, pp. 377–396, 2008.
- [3] A. Finder, J. Witte, and G. Fey, "Debugging HDL designs based on functional equivalences with high-level specifications," in *IEEE International Symposium on Design and Diagnostics of Electronic Circuits Systems*, 2013, pp. 60–65.
- [4] B. Alizadeh and M. Fujita, "Automatic merge-point detection for sequential equivalence checking of system-level and rtl descriptions," in *Proceedings of the International Conference on Automated Technology for Verification and Analysis*, 2007, pp. 129–144.
- [5] X. Feng and A. J. Hu, "Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification," in *Proceedings of Design Automation Conference*, 2006, pp. 1063–1068.
- [6] C. Karfa, C. Mandal, D. Sarkar, S. R. Pentakota, and C. Reade, "A formal verification method of scheduling in high-level synthesis," in *Proceedings of the International Symposium on Quality Electronic Design*, 2006, pp. 71–78.
- [7] S. Vasudevan, J. Abraham, V. Viswanath, and J. Tu, "Automatic decomposition for sequential equivalence checking of system level and rtl descriptions," in *Formal Methods and Models for Co-Design, 2006. MEMOCODE '06. Proceedings. Fourth ACM and IEEE International Conference on*, 2006, pp. 71–80.
- [8] P. Chauhan, D. Goyal, G. Hasteer, A. Mathur, and N. Sharma, "Non-cycle-accurate sequential equivalence checking," in *Design Automation Conference*, ser. DAC '09. New York, NY, USA: ACM, 2009, pp. 460–465.
- [9] D. Große, M. Groß, U. Kühne, and R. Drechsler, "Simulation-based equivalence checking between systemc models at different levels of abstraction," in *Great Lakes Symposium on VLSI*, 2011, pp. 223–228.
- [10] "IEEE Standard for Standard SystemC Language Reference Manual," *IEEE Std 1666-2011 (Revision of IEEE Std 1666-2005)*, pp. 1–638, Jan 2012.