
» Verifying UML/OCL Models Using Boolean Satisfiability
|

|

|

|
Author:
|

|
Mathias Soeken, Robert Wille, Mirco Kuhlmann, Martin Gogolla, Rolf Drechsler |
| Conference: |

|
Design, Automation and Test in Europe (DATE) |
Reference:
| 
| Dresden, 2010
|
Hyperlink:
| 
| [Link to the Conference]
|

» Timing Arc Based Logic Analysis for False Noise Reduction
|

|

|

|
Author:
|

|
Murthy Palla, Jens Bargfrede, Stephan Eggersglüß, Walter Anheier, Rolf Drechsler |
| Conference: |

|
IEEE/ACM International Conference on Computer Aided Design (ICCAD) |
Reference:
| 
| San Jose, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» Anwendungsbezogene Analyse der Robustheit von Digitalen Schaltungen
|

|

|

|
Author:
|

|
Andre Sülflow, Stefan Frehse, Görschwin Fey, Rolf Drechsler |
| Conference: |

|
GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf (ZUE) |
Reference:
| 
| pp. 45-52, Stuttgart, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» Structural Heuristics for SAT-based ATPG
|

|

|

|
Author:
|

|
Daniel Tille, Stephan Eggersglüß, Hoang M. Le, Rolf Drechsler |
| Conference: |

|
17th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2009) |
Reference:
| 
| Florianópolis, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» Speeding up SAT-based ATPG using Dynamic Clause Activation
|

|

|

|
Author:
|

|
Stephan Eggersglüß, Daniel Tille, Rolf Drechsler |
| Conference: |

|
18th Asian Test Symposium (ATS'09) |
Reference:
| 
| Taichung, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» Deterministc Algorithms for ATPG under Leakage Constraints
|

|

|

|
Author:
|

|
Görschwin Fey |
| Conference: |

|
18th Asian Test Symposium (ATS'09) |
Reference:
| 
| Taichung, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» Automatic Debugging of System-on-a-Chip Designs
|

|

|

|
Author:
|

|
Frank Rogin, Rolf Drechsler, Steffen Rülke |
| Conference: |

|
IEEE International SOC Conference (SOCC) |
Reference:
| 
| Belfast, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» SAT-Based ATPG Testing of Inter- and Intra-Gate Bridging Faults
|

|

|

|
Author:
|

|
Toru Nakura, Yutaro Tatemura, Görschwin Fey, Makoto Ikeda, Satoshi Komatsu, Kunihiro Asada |
| Conference: |

|
European Conference on Circuit Theory and Design |
Reference:
| 
| Antalya, 2009
|

» SMT-based Stimuli Generation in the SystemC Verification Library
|

|

|

|
Author:
|

|
Robert Wille, Daniel Große, Finn Haedicke, Rolf Drechsler |
| Conference: |

|
Forum on specification & Design Languages (FDL) |
Reference:
| 
| Sophia Antipolis, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» Robustness Check for Multiple Faults using Formal Techniques
|

|

|

|
Author:
|

|
Stefan Frehse, Görschwin Fey, André Sülflow, Rolf Drechsler |
| Conference: |

|
Euromicro Conference on Digital System Design (DSD) |
Reference:
| 
| pp. 85-90, Patras, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» Synthesizing Reversible Circuits for Irreversible Functions
|

|

|

|
Author:
|

|
D. Michael Miller, Robert Wille, Gerhard W. Dueck |
| Conference: |

|
Euromicro Conference on Digital System Design (DSD) |
Reference:
| 
| pp. 749-756, Patras, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» BDD-based Synthesis of Reversible Logic for Large Functions
|

|

|

|
Author:
|

|
Robert Wille, Rolf Drechsler |
| Conference: |

|
Design Automation Conference (DAC) |
Reference:
| 
| pp. 270-275, San Francisco, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» Computing Bounds for Fault Tolerance using Formal Techniques
|

|

|

|
Author:
|

|
Görschwin Fey, Andre Sülflow, Rolf Drechsler |
| Conference: |

|
Design Automation Conference (DAC) |
Reference:
| 
| pp. 190-195, San Francisco, USA, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» Generating an Efficient Instruction Set Simulator from a Complete Property Suite
|

|

|

|
Author:
|

|
Ulrich Kühne, Sven Beyer, Christian Pichler |
| Conference: |

|
IEEE/IFIP International Symposium on Rapid System Prototyping (RSP) |
Reference:
| 
| pp. 109-115, Paris, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» WoLFram - A Word Level Framework for Formal Verification
|

|

|

|
Author:
|

|
Andre Sülflow, Ulrich Kühne, Görschwin Fey, Daniel Große, Rolf Drechsler |
| Conference: |

|
IEEE/IFIP International Symposium on Rapid System Prototyping (RSP) |
Reference:
| 
| pp. 11-17, Paris, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» A Fast Untestability Proof for SAT-based ATPG
|

|

|

|
Author:
|

|
Daniel Tille, Rolf Drechsler |
| Conference: |

|
12th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems |
Reference:
| 
| pp. 38-43, Liberec, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» Increasing Robustness of SAT-based Delay Test Generation using Efficient Dynamic Learning Techniques
|

|

|

|
Author:
|

|
Stephan Eggersglüß, Rolf Drechsler |
| Conference: |

|
14th IEEE European Test Symposium (ETS) |
Reference:
| 
| pp. 81-86, Sevilla, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» Contradictory Antecedent Debugging in Bounded Model Checking
|

|

|

|
Author:
|

|
Daniel Große, Robert Wille, Ulrich Kühne, Rolf Drechsler |
| Conference: |

|
Great Lakes Symposium on VLSI (GLSVLSI) |
Reference:
| 
| pp. 173-176, Boston, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» Evaluation of Cardinality Constraints on SMT-based Debugging
|

|

|

|
Author:
|

|
Andre Sülflow, Robert Wille, Görschwin Fey, Rolf Drechsler |
| Conference: |

|
39th International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
| 
| pp. 298-303, Naha, Okinawa, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|

» Equivalence Checking of Reversible Circuits
|

|

|

|
Author:
|

|
Robert Wille, Daniel Große, D. Michael Miller, Rolf Drechsler |
| Conference: |

|
39th International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
| 
| pp. 324-330, Naha, Okinawa, 2009
|
Hyperlink:
| 
| [Link to the Conference]
|
PDF:
| 
| [click here]
|