Formal Verification of Circuits using Inforamtion from High-Level Languages

In the project it is studied how information from high-level descriptions can be used in the formal verification of properties.

Contact: Prof. Dr. Rolf Drechsler

Detailled desciription is only available in german.