Circuit- and System Verification using Word-Level Information
In this project data structures are investigated from a theoretical and practical point of view to allow for the use of word-level information in the verification process.
Contact: Prof. Dr. Rolf Drechsler
Detailed description is only available in german.