Reachbility Analysis based on Word Level Provers

Within this project word-level proof techniques are applied to perform a reachability analysis for circuits.
The exchange project is jointly pursued with the research group of Prof. Andreas Veneris at the University of Toronto.

Contact: Dr. Görschwin Fey

Detailed description is only available in german.