Faster Formal Verification with Reverse Engineering

The project develops new methods for reverse engineering a circuit aiming at increase the efficiency of formal verification.

Contact: Dr. Mathias Soeken

Reverse engineering describes the problem of obtaining high level information such as arithmetic components from a flattened gate level circuit description. The application in the context of this project is to enhance the efficiency of formal verification techniques due to more information.