Homepage Sitemap Contact




Home « Research « Projects
» Faster Formal Verification with Reverse Engineering
»  Dr. Mathias Soeken




Reverse engineering describes the problem of obtaining high level information such as arithmetic components from a flattened gate level circuit description. The application in the context of this project is to enhance the efficiency of formal verification techniques due to more information.




back





Deutsch








Sitemap Kontakt

ISMVL2014 DUHDE