Test Synthesis of Circuits with small Delay

In this project a synthesis approach for the automatic generation of testable circuits of small depth is analysed, implemented and applied.

Contact: Prof. Dr. Rolf Drechsler

Detailed description is only available in german.