Hierarchical and Sequential Information for Boolean Satisfiability in Computer Aided Design of Integrated Circuits

Methods to exploit problem specific sequential and hierarchical information when solving Boolean satisfiability problems are develeoped and empirically evaluated in this project.

Contact: Prof. Dr. Rolf Drechsler

Detailed description is only available in german.