

|
Home « Team « Publications
» Publications of
Gerhard W. Dueck
|
 |


 |
BOOKS |
 |
 |
BOOK CONTRIBUTIONS |
 |
 |
JOURNALS |
 |

» Ancilla-free synthesis of large reversible functions using binary decision diagrams
[Link to the Homepage of this journal]
|

 |
 |

|

|

|
Author:
|

|
Mathias Soeken, Laura Tague, Gerhard W. Dueck, Rolf Drechsler |
Journal: |

|
Journal of Symbolic Computation |
Details: |

|
accepted, preprint available at arXiv 1408.3955 |
Year:
|

|
2015
|

|

» Debugging Reversible Circuits
[Link to the Homepage of this journal]
|

 |
 |

|

|

|
Author:
|

|
Robert Wille, Daniel Große, Stefan Frehse, Gerhard W. Dueck, Rolf Drechsler |
Journal: |

|
INTEGRATION, the VLSI Journal |
Details: |

|
Volume 44, Number 1, pp. 51-61, JanuaryDOI: 10.1016/j.vlsi.2010.08.002 |
Year:
|

|
2011
|

|

» Exact Synthesis of Elementary Quantum Gate Circuits
[Link to the Homepage of this journal]
|

 |
 |

|

|

|
Author:
|

|
Daniel Große, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
Journal: |

|
Multiple-Valued Logic and Soft Computing |
Details: |

|
Volume 15, Number 4, pp. 283-300 |
Year:
|

|
2009
|

|

» Exact Multiple Control Toffoli Network Synthesis with SAT Techniques
[Link to the Homepage of this journal]
|

 |
 |

|

|

|
Author:
|

|
Daniel Große, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
Journal: |

|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
Details: |

|
Volume 28, Number 5, pp. 703-715, MayDOI: 10.1109/TCAD.2009.2017215 |
Year:
|

|
2009
|

|
 |
CONFERENCES |
 |

» Integrated Synthesis of Linear Nearest Neighbor Ancilla-Free MCT Circuits
|

|

|

|
Author:
|

|
Md. Mazder Rahman, Gerhard W. Dueck, Anupam Chattopadhyay, Robert Wille |
Conference: |

|
46th International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
| 
| Sapporo, Japan, 2016
| Hyperlink:
| 
| [To the Site of this Conference]
| PDF:
| 
| [view Pdf]
|

» Reversible Circuit Rewriting with Simulated Annealing
|

|

|

|
Author:
|

|
Nabila Abdessaied, Mathias Soeken, Gerhard W. Dueck, and Rolf Drechsler |
Conference: |

|
IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) |
Reference:
| 
| Daejeon, Korea, 2015
| Hyperlink:
| 
| [To the Site of this Conference]
| PDF:
| 
| [view Pdf]
|

» Dynamic Template Matching with Mixed-polarity Toffoli Gates
|

|

|

|
Author:
|

|
Md Mazder Rahman, Mathias Soeken, Gerhard W. Dueck |
Conference: |

|
45th International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
| 
| Waterloo, Canada, 2015
| Hyperlink:
| 
| [To the Site of this Conference]
| PDF:
| 
| [view Pdf]
|

» Synthesizing Multiplier in Reversible Logic
|

|

|

|
Author:
|

|
Sebastian Offermann, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
Conference: |

|
13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Reference:
| 
| pp. 335-340, Vienna, 2010
| Hyperlink:
| 
| [To the Site of this Conference]
| PDF:
| 
| [view Pdf]
|

» Window Optimization of Reversible and Quantum Circuits
|

|

|

|
Author:
|

|
Mathias Soeken, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
Conference: |

|
13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Reference:
| 
| pp. 431-435, Vienna, 2010
| Hyperlink:
| 
| [To the Site of this Conference]
| PDF:
| 
| [view Pdf]
|

» Synthesizing Reversible Circuits for Irreversible Functions
|

|

|

|
Author:
|

|
D. Michael Miller, Robert Wille, Gerhard W. Dueck |
Conference: |

|
Euromicro Conference on Digital System Design (DSD) |
Reference:
| 
| pp. 749-756, Patras, 2009
| Hyperlink:
| 
| [To the Site of this Conference]
| PDF:
| 
| [view Pdf]
|

» Debugging of Toffoli Networks
|

|

|

|
Author:
|

|
Robert Wille, Daniel Große, Stefan Frehse, Gerhard W. Dueck, Rolf Drechsler
|
Conference: |

|
Design, Automation and Test in Europe (DATE) |
Reference:
| 
| pp. 1284-1289, Nice, 2009
| Hyperlink:
| 
| [To the Site of this Conference]
| PDF:
| 
| [view Pdf]
|

» Reversible Logic Synthesis with Output Permutation
|

|

|

|
Author:
|

|
Robert Wille, Daniel Große, Gerhard W. Dueck, Rolf Drechsler |
Conference: |

|
22nd International Conference on VLSI Design |
Reference:
| 
| pp. 189-194, New Delhi, 2009
| Hyperlink:
| 
| [To the Site of this Conference]
| PDF:
| 
| [view Pdf]
|

» RevLib: An Online Resource for
Reversible Functions and Reversible Circuits
|

|

|

|
Author:
|

|
Robert Wille, Daniel Große, Lisa Teuber, Gerhard W. Dueck, Rolf Drechsler |
Conference: |

|
38th International Symposium on Multiple-Valued Logic 2008 (ISMVL '08) |
Reference:
| 
| pp. 220-225, Dallas, 2008
RevLib is available at www.revlib.org
| Hyperlink:
| 
| [To the Site of this Conference]
| PDF:
| 
| [view Pdf]
|

» Exact Synthesis of Elementary Quantum Gate
Circuits for Reversible Functions with Don’t Cares
|

|

|

|
Author:
|

|
Daniel Große, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
Conference: |

|
38th International Symposium on Multiple-Valued Logic 2008 (ISMVL '08) |
Reference:
| 
| pp. 214-219, Dallas, 2008 Received IEEE Young Researcher Award
| Hyperlink:
| 
| [To the Site of this Conference]
| PDF:
| 
| [view Pdf]
|

» Quantified Synthesis of Reversible Logic
|

|

|

|
Author:
|

|
Robert Wille, Hoang M. Le, Gerhard W. Dueck, Daniel Große |
Conference: |

|
Design, Automation, and Test in Europe (DATE) |
Reference:
| 
| pp. 1015-1020, Munich, 2008
| Hyperlink:
| 
| [To the Site of this Conference]
| PDF:
| 
| [view Pdf]
|

» Exact SAT-based Toffoli Network Synthesis
|

|

|

|
Author:
|

|
Daniel Große, Xiaobo Chen, Gerhard W. Dueck, Rolf Drechsler |
Conference: |

|
Great Lakes Symposium on VLSI (GLSVLSI) |
Reference:
| 
| pp. 96-101, Stresa, 2007
| Hyperlink:
| 
| [To the Site of this Conference]
| PDF:
| 
| [view Pdf]
|
 |
WORKSHOPS |
 |

» Self-Inverse Functions and Palindromic Circuits
|

|

|

|
Author:
|

|
Mathias Soeken, Michael Kirkedal Thomsen, Gerhard W. Dueck, D. Michael Miller |
Workshop: |

|
Reed-Muller Workshop |
Reference:
| 
| Waterloo, Canada, 2015, pre-print available at arXiv:1502.05825
| Hyperlink:
| 
| [Link to the Workshop]
|

» Synthesising Reversible Circuits from Irreversible Specifications using Reed-Muller Spectral Techniques
|

|

|

|
Author:
|

|
D. Michael Miller, Gerhard W. Dueck, Robert Wille |
Workshop: |

|
Reed-Muller Workshop |
Reference:
| 
| Naha, Okinawa, 2009
| Hyperlink:
| 
| [Link to the Workshop]
|

» Reversible Logic Synthesis with Output Permutation
|

|

|

|
Author:
|

|
Robert Wille, Daniel Große, Gerhard W. Dueck, Rolf Drechsler |
Workshop: |

|
International Workshop on Boolean Problems |
Reference:
| 
| Freiberg, 2008
| Hyperlink:
| 
| [Link to the Workshop]
|
|
 |
|
|