Homepage Sitemap Contact




Home « Team « Publications
» Publications of Nils Przigoda



BOOKS


BOOK CONTRIBUTIONS


JOURNALS

» Towards a Verification Flow Across Abstraction Levels:
Verifying Implementations Against Their Formal Specification

[Link to the Homepage of this journal]




Author:

Pablo Gonzalez-de-Aledo, Nils Przigoda, Robert Wille, Rolf Drechsler, Pablo Sanchez
Journal:
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems
Details:
36(3):475-488, DOI: 10.1109/TCAD.2016.2611494
Year:


2017





» Verifying the Structure and Behavior in UML/OCL Models Using Satisfiability Solvers
[Link to the Homepage of this journal]




Author:

Nils Przigoda, Mathias Soeken, Robert Wille, Rolf Drechsler
Journal:
IET Cyber-Physical Systems: Theory & Applications
Details:
Volume 1, Issue 1, December 2016, pp. 49-59
DOI: 10.1049/iet-cps.2016.0022
Year:


2016





» Analyzing Inconsistencies in UML/OCL Models
[Link to the Homepage of this journal]




Author:

Nils Przigoda, Robert Wille, Rolf Drechsler
Journal:
Journal of Circuits, Systems and Computers
Details:
Volume 25, Issue 03, March 2016
DOI: 10.1142/S0218126616400211
Year:


2016





» Effect of Negative Control Lines on the Exact Synthesis of Reversible Circuits
[Link to the Homepage of this journal]




Author:

Robert Wille, Mathias Soeken, Nils Przigoda, Rolf Drechsler
Journal:
Multiple-Valued Logic and Soft Computing
Details:
Volume 21, Number 5-6, 2013, pp. 627-640
Year:


2013






CONFERENCES



» More than true or false: Native Support of Irregular Values in the Automatic Validation & Verification of UML/OCL Models




Author:

Nils Przigoda, Philipp Niemann, Judith Peters, Frank Hilken, Robert Wille, Rolf Drechsler
Conference:
15th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE)
Reference:

Vienna, Austria, 2017
Hyperlink:

[To the Site of this Conference]
PDF:

[view Pdf]



» Clocks vs. Instants Relations: Verifying CCSL Time Constraints in UML/MARTE Models




Author:

Judith Peters, Nils Przigoda, Robert Wille, Rolf Drechsler
Conference:
14th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE)
Reference:

Indian Institute of Technology, Kanpur, India, 2016
Hyperlink:

[To the Site of this Conference]
PDF:

[view Pdf]



» Frame Conditions in Symbolic Representations of UML/OCL Models




Author:

Nils Przigoda, Jonas Gomes Filho, Philipp Niemann, Robert Wille, Rolf Drechsler
Conference:
14th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE)
Reference:

Indian Institute of Technology, Kanpur, India, 2016
Hyperlink:

[To the Site of this Conference]
PDF:

[view Pdf]



» Towards a Model-Based Verification Methodology for Complex Swarm Systems




Author:

Jonas Gomes Filho, Nils Przigoda, Robert Wille, Rolf Drechsler
Conference:
International Symposium on Electronic System Design (ISED)
Reference:

Patna, Indien, 2016
Hyperlink:

[To the Site of this Conference]



» Ground Setting Properties for an Efficient Translation of OCL in SMT-based Model Finding




Author:

Nils Przigoda, Robert Wille, Rolf Drechsler
Conference:
ACM/IEEE 19th International Conference on Model Driven Engineering Languages and Systems (MoDELS)
Reference:

Saint Malo, Brittany, France, 2016
Hyperlink:

[To the Site of this Conference]
PDF:

[view Pdf]



» Fault Detection in Parity Preserving Reversible Circuits




Author:

Nils Przigoda, Gerhard Dueck, Robert Wille, Rolf Drechsler
Conference:
46th International Symposium on Multiple-Valued Logic (ISMVL)
Reference:

Sapporo, Japan, 2016
Hyperlink:

[To the Site of this Conference]
PDF:

[view Pdf]



» Checking Concurrent Behavior in UML/OCL Models




Author:

Nils Przigoda, Christoph Hilken, Robert Wille, Jan Peleska, Rolf Drechsler
Conference:
ACM/IEEE 18th International Conference on Model Driven Engineering Languages and Systems (MoDELS)
Reference:

Ottawa, Kanada, 2015
Hyperlink:

[To the Site of this Conference]
PDF:

[view Pdf]



» Leveraging the Analysis for Invariant Independence in Formal System Models




Author:

Nils Przigoda, Robert Wille, Rolf Drechsler
Conference:
Euromicro Conference on Digital System Design (DSD)
Reference:

Funchal, Madeira, Portugal, 2015
Hyperlink:

[To the Site of this Conference]
PDF:

[view Pdf]



» Verification-driven Design Across Abstraction Levels - A Case Study




Author:

Nils Przigoda, Jannis Stoppe, Julia Seiter, Robert Wille, Rolf Drechsler
Conference:
Euromicro Conference on Digital System Design (DSD)
Reference:

Funchal, Madeira, Portugal, 2015
Hyperlink:

[To the Site of this Conference]
PDF:

[view Pdf]



» Contradiction Analysis for Inconsistent Formal Models




Author:

Nils Przigoda, Robert Wille, Rolf Drechsler
Conference:
IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'15)
Reference:

Belgrade, Serbia, 2015
Hyperlink:

[To the Site of this Conference]
PDF:

[view Pdf]



» A Generic Representation of CCSL Time Constraints for UML/MARTE Models




Author:

Judith Peters, Robert Wille, Nils Przigoda, Ulrich Kühne, Rolf Drechsler
Conference:
Design Automation Conference (DAC)
Reference:

San Francisco, 2015
Hyperlink:

[To the Site of this Conference]
PDF:

[view Pdf]



» A Compact and Efficient SAT Encoding for Quantum Circuits




Author:

Robert Wille, Nils Przigoda, Rolf Drechsler
Conference:
IEEE Africon
Reference:

Mauritius, 2013
Hyperlink:

[To the Site of this Conference]
PDF:

[view Pdf]



» Exact Synthesis of Toffoli Gate Circuits with Negative Control Lines




Author:

Robert Wille, Mathias Soeken, Nils Przigoda, Rolf Drechsler
Conference:
42nd International Symposium on Multiple-Valued Logic (ISMVL)
Reference:

pp. 69-74, Victoria, Canada, 2012
Hyperlink:

[To the Site of this Conference]
PDF:

[view Pdf]



» Synthesis of Reversible Circuits with Minimal Lines for Large Functions




Author:

Mathias Soeken, Robert Wille, Christoph Hilken, Nils Przigoda, Rolf Drechsler
Conference:
Asia and South Pacific Design Automation Conference (ASP-DAC)
Reference:

pp. 85-92, Sydney, 2012
Hyperlink:

[To the Site of this Conference]
PDF:

[view Pdf]


WORKSHOPS




» Integrating an SMT-based Model Finder into USE




Author:

Nils Przigoda, Frank Hilken, Judith Peters, Robert Wille, Martin Gogolla, Rolf Drechsler
Workshop:
Workshop on Model-Driven Engineering, Verification, and Validation (MoDeVVa)
Reference:

Saint-Malo, France, 2016
Hyperlink:

[Link to the Workshop]



» Towards an Automatic Approach for Restricting UML/OCL Invariability Clauses




Author:

Nils Przigoda, Judith Peters, Mathias Soeken, Robert Wille, Rolf Drechsler
Workshop:
Workshop on Model-Driven Engineering, Verification, and Validation (MoDeVVa)
Reference:

Ottawa, Canada, 2015
Hyperlink:

[Link to the Workshop]



» Verbesserung der Fehlersuche in inkonsistenten formalen Modellen




Author:

Nils Przigoda, Robert Wille, Rolf Drechsler
Workshop:
18. ITG/GMM/GI-Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV'15)
Reference:

Chemnitz, Germany, 2015
Hyperlink:

[Link to the Workshop]



» Synthesis of Reversible Circuits with Minimal Lines for Large Functions




Author:

Mathias Soeken, Robert Wille, Christoph Hilken, Nils Przigoda, Rolf Drechsler
Workshop:
Workshop on Reversible Computation
Reference:

pp. 59-70, Gent, 2011
Hyperlink:

[Link to the Workshop]

















Die deutsche Version ist von dieser Seite nicht erreichbar - bitte gehen Sie eine Seite zurück.









Sitemap Kontakt

ISMVL2014 DUHDE