|
Home « Team « Publications
» Publications of
Robert Wille
|
|
 |
BOOKS |
 |
» Auf dem Weg zum Quantencomputer - Entwurf reversibler Logik
[Read more about this book!]
|
 |
|
Publisher: |
|
Shaker Verlag |
Author:
|
|
Rolf Drechsler, Mathias Soeken, Robert Wille (Hrsg.) |
| Format: |
|
gebunden |
Year:
|
|
2012
|
|
» Towards a Design Flow for Reversible Logic
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
Robert Wille, Rolf Drechsler |
| Format: |
|
Gebunden |
Year:
|
|
2010
|
|
|
BOOK CONTRIBUTIONS |
|
| » SyReC: A Programming Language for Synthesis of Reversible Circuits |
|
Author:
| Robert Wille, Sebastian Offermann, Rolf Drechsler
|
| Editor: | Tom J. Kazmierski, Adam Morawiec |
| Booktitle: | System Specification and Design Languages: Selected Contributions from FDL 2010 |
| Publisher: | Springer |
| Sites: | 207-222 |
| Year: | 2012 |
| Format: | Hardcover |
| » SMT-based Stimuli Generation in the SystemC Verification Library |
|
|
Author:
| Robert Wille, Daniel Große, Finn Haedicke, Rolf Drechsler
|
| Editor: | Dominique Borrione |
| Booktitle: | Advances in Design Methods from Modeling Languages for Embedded Systems and SoC’s: Selected Contributions on Specification, Design, and Verification from FDL 2009 |
| Publisher: | Springer |
| Sites: | 227-244 |
| Year: | 2010 |
| Format: | Hardcover |
| » Ein Entwurfsablauf für Reversible Schaltkreise |
|
Author:
| Robert Wille
|
| Editor: | S. Hölldobler et al. |
| Booktitle: | Ausgezeichnete Informatikdissertationen 2009 |
| Publisher: | GI |
| Sites: | 291-300 |
| Year: | 2010 |
| Format: | Paperback |
| » Synthesis of Boolean Functions in Reversible Logic |
|
Author:
| Robert Wille, Rolf Drechsler
|
| Editor: | Tsutomu Sasao, Jon T. Butler, Mitchell Thornton |
| Booktitle: | Progress in Applications of Boolean Functions (Synthesis Lectures on Digital Circuits and Systems) |
| Publisher: | Morgan and Claypool Publishers |
| Sites: | 75-92 |
| Year: | 2010 |
| Format: | Paperback |
| » Debugging Contradictory Constraints in Constraint-based Random Simulation |
|
Author:
| Daniel Große, Robert Wille, Robert Siegmund, Rolf Drechsler
|
| Editor: | Martin Radetzki |
| Booktitle: | Languages for Embedded Systems and their Applications: Selected Contributions on Specification, Design, and Verification from FDL'08 |
| Publisher: | Springer |
| Sites: | 273-290 |
| Year: | 2009 |
| Format: | gebunden |
| » SWORD: A SAT like Prover Using Word Level Information |
|
Author:
| Robert Wille, Görschwin Fey, Daniel Große, Stephan Eggersglüß, Rolf Drechsler
|
| Editor: | Ricardo Reis, Vincent Mooney, Paul Hasler |
| Booktitle: | VLSI-SoC: Advanced Topics on Systems on a Chip:
A Selection of Extended Versions of the Best Papers of the Fourteenth International Conference on Very Large Scale Integration of System on Chip |
| Publisher: | Springer |
| Sites: | 175-192 |
| Year: | 2009 |
| Format: | Hardcover |
|
|
JOURNALS |
|
» RevKit: An Open Source Toolkit for the Design of Reversible Circuits
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Mathias Soeken, Stefan Frehse, Robert Wille, Rolf Drechsler |
| Journal: |
|
Reversible Computation 2011 (Series: Lecture Notes in Computer Science) |
| Details: |
|
Volume 7165, Third International Workshop, RC 2011, Revised Papers |
Year:
|
|
2012
|
|
» Special Issue on Reversible Computation
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Rolf Drechsler, Irek Ulidowski, Robert Wille (editors) |
| Journal: |
|
Multiple-Valued Logic and Soft Computing |
| Details: |
|
Volume 18, Number 1 |
Year:
|
|
2012
|
|
» RevKit: A Toolkit for Reversible Circuit Design
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Mathias Soeken, Stefan Frehse, Robert Wille, Rolf Drechsler |
| Journal: |
|
Multiple-Valued Logic and Soft Computing |
| Details: |
|
Volume 18, Number 1, pp. 55-65 |
Year:
|
|
2012
|
|
» Synthesis of Quantum Circuits for Linear Nearest Neighbor Architectures
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Mehdi Saeedi, Robert Wille, Rolf Drechsler |
| Journal: |
|
Quantum Information Processing |
| Details: |
|
Volume 10, Number 3, pp. 355-377DOI: 10.1007/s11128-010-0201-2 |
Year:
|
|
2011
|
|
» Debugging Reversible Circuits
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Stefan Frehse, Gerhard W. Dueck, Rolf Drechsler |
| Journal: |
|
INTEGRATION, the VLSI Journal |
| Details: |
|
Volume 44, Number 1, pp. 51-61, JanuaryDOI: 10.1016/j.vlsi.2010.08.002 |
Year:
|
|
2011
|
|
» BDD-Based Synthesis of Reversible Logic
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Journal: |
|
International Journal of Applied Metaheuristic Computing (IJAMC) |
| Details: |
|
Volume 1, Number 4, pp. 25-41 |
Year:
|
|
2010
|
|
» Effect of BDD Optimization on Synthesis of Reversible and Quantum Logic
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Journal: |
|
Electronic Notes in Theoretical Computer Science |
| Details: |
|
Volume 253, Number 6, pp. 57-70DOI: 10.1016/j.entcs.2010.02.006 |
Year:
|
|
2010
|
|
» Synthese reversibler Logik
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Journal: |
|
it-Information Technology |
| Details: |
|
Volume 52, Number 1, pp. 30-38
PDF Download |
Year:
|
|
2010
|
|
» Exact Synthesis of Elementary Quantum Gate Circuits
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
| Journal: |
|
Multiple-Valued Logic and Soft Computing |
| Details: |
|
Volume 15, Number 4, pp. 283-300 |
Year:
|
|
2009
|
|
» Exact Multiple Control Toffoli Network Synthesis with SAT Techniques
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 28, Number 5, pp. 703-715, MayDOI: 10.1109/TCAD.2009.2017215 |
Year:
|
|
2009
|
|
» Building Free Binary Decision Diagrams Using SAT Solvers
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Robert Wille, Görschwin Fey, Rolf Drechsler |
| Journal: |
|
Facta Universitatis, Series: Electronics and Energetics |
| Details: |
|
Volume 20, Number 3, pp. 381-394, |
Year:
|
|
2007
|
|
|
CONFERENCES |
|
» Improved SAT-based ATPG: More Constraints, Better Compaction
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Robert Wille, Rolf Drechsler |
| Conference: |
|
IEEE/ACM International Conference on Computer-Aided Design (ICCAD) |
Reference:
|
| San Jose, USA, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» A Compact and Efficient SAT Encoding for Quantum Circuits
|
|
|
|
Author:
|
|
Robert Wille, Nils Przigoda, Rolf Drechsler |
| Conference: |
|
IEEE Africon |
Reference:
|
| Mauritius, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» Exploiting Reversibility in the Complete Simulation of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Simon Stelter, Rolf Drechsler |
| Conference: |
|
IEEE Africon |
Reference:
|
| Mauritius, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» Cone of Influence Analysis at the Electronic System Level Using Machine Learning
|
|
|
|
Author:
|
|
Jannis Stoppe, Robert Wille, Rolf Drechsler |
| Conference: |
|
Euromicro Conference on Digital System Design (DSD) |
Reference:
|
| Santander, Spain, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» Minimal Stimuli Generation in Simulation-based Verification
|
|
|
|
Author:
|
|
Shuo Yang, Robert Wille, Daniel Große and Rolf Drechsler |
| Conference: |
|
Euromicro Conference on Digital System Design (DSD) |
Reference:
|
| Santander, Spain, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» The SyReC Hardware Description Language:
Enabling Scalable Synthesis of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Conference: |
|
International Midwest Symposium on Circuits and Systems (MWSCAS) |
Reference:
|
| Columbus, USA, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» Data Extraction from SystemC Designs using Debug Symbols and the SystemC API
|
|
|
|
Author:
|
|
Jannis Stoppe, Robert Wille, Rolf Drechsler |
| Conference: |
|
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) |
Reference:
|
| Natal, Brazil, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» On the “Q” in QMDDs: Efficient Representation of Quantum Functionality in the QMDD Data-structure
|
|
|
|
Author:
|
|
Philipp Niemann, Robert Wille, Rolf Drechsler |
| Conference: |
|
Reversible Computation |
Reference:
|
| Victoria, Canada, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Exploiting Negative Control Lines in the Optimization of Reversible Circuits
|
|
|
|
Author:
|
|
Kamalika Datta, Gaurav Rathi, Robert Wille, Indranil Sengupta, Hafizur Rahaman, Rolf Drechsler |
| Conference: |
|
Reversible Computation |
Reference:
|
| Victoria, Canada, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reversible Circuit Synthesis of Symmetric Functions Using a Simple Regular Structure
|
|
|
|
Author:
|
|
Arighna Deb, Debesh Kumar Das, Hafizur Rahaman, Bhargab B. Bhattacharya, Robert Wille, Rolf Drechsler |
| Conference: |
|
Reversible Computation |
Reference:
|
| Victoria, Canada, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reducing the Depth of Quantum Circuits Using Additional Lines
|
|
|
|
Author:
|
|
Nabila Abdessaied, Robert Wille, Mathias Soeken, Rolf Drechsler |
| Conference: |
|
Reversible Computation |
Reference:
|
| Victoria, Canada, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Fault Ordering for Automatic Test Pattern Generation of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Hongyan Zhang, Rolf Drechsler |
| Conference: |
|
43rd International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| Toyama, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Exact Template Matching Using Boolean Satisfiability
|
|
|
|
Author:
|
|
Nabila Abdessaied, Mathias Soeken, Robert Wille, Rolf Drechsler |
| Conference: |
|
43rd International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| Toyama, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Determining Relevant Model Elements for the Verification of UML/OCL Specifications
|
|
|
|
Author:
|
|
Julia Seiter, Robert Wille, Mathias Soeken, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| Grenoble, France, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Towards a Generic Verification Methodology for System Models
|
|
|
|
Author:
|
|
Robert Wille, Martin Gogolla, Mathias Soeken, Mirco Kuhlmann, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| Grenoble, France, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Improving the Mapping of Reversible Circuits to Quantum Circuits Using Multiple Target Lines
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Christian Otterstedt, Rolf Drechsler |
| Conference: |
|
Asia and South Pacific Design Automation Conference (ASP-DAC) |
Reference:
|
| Yokohama, Japan, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Towards Dialog Systems for Assisted Natural Language Processing in the Design of Embedded Systems
|
|
|
|
Author:
|
|
Rolf Drechsler, Mathias Soeken, Robert Wille |
| Conference: |
|
IEEE Design and Test Symposium 2012 (IDT) |
Reference:
|
| Doha, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Synthesis of Reversible Circuits Using Decision Diagrams
|
|
|
|
Author:
|
|
Rolf Drechsler, Robert Wille |
| Conference: |
|
International Symposium on Electronic System Design (ISED) |
Reference:
|
| Kolkata, WB, India, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Completeness-Driven Development
|
|
|
|
Author:
|
|
Rolf Drechsler, Melanie Diepenbeck, Daniel Große, Ulrich Kühne, Hoang M. Le, Julia Seiter, Mathias Soeken, Robert Wille |
| Conference: |
|
International Conference on Graph Transformation |
Reference:
|
| pp. 38-50, Bremen, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Formal Specification Level: Towards Verification-driven Design Based on Natural Language Processing
|
|
|
|
Author:
|
|
Rolf Drechsler, Mathias Soeken, Robert Wille |
| Conference: |
|
Forum on specification & Design Languages (FDL) |
Reference:
|
| pp. 53-58, Vienna, Austria, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Circuit Line Minimization in the HDL-based Synthesis of Reversible Logic
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Eleonora Schönborn, Rolf Drechsler |
| Conference: |
|
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) |
Reference:
|
| pp. 213-218, Amherst, USA, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Coverage-driven Stimuli Generation
|
|
|
|
Author:
|
|
Shuo Yang, Robert Wille, Daniel Große, Rolf Drechsler |
| Conference: |
|
15th Euromicro Conference on Digital System Design (DSD) |
Reference:
|
| Izmir, Turkey, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reversible Circuits: Recent Accomplishments and Future Challenges for an Emerging Technology
|
|
|
|
Author:
|
|
Rolf Drechsler, Robert Wille |
| Conference: |
|
International Symposium on VLSI Design and Test (VDAT) |
Reference:
|
| Shibpur, India, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Assisted Behavior Driven Development Using Natural Language Processing
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler |
| Conference: |
|
50th International Conference on Objects, Models, Components, Patterns (TOOLS) |
Reference:
|
| pp. 269-287, Prague, Czech Republic, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Realizing Reversible Circuits Using a New Class of Quantum Gates
|
|
|
|
Author:
|
|
Zahra Sasanian, Robert Wille, Michael Miller |
| Conference: |
|
Design Automation Conference (DAC) |
Reference:
|
| San Francisco, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Optimizing the Mapping of Reversible Circuits to Four-Valued Quantum Gate Circuits
|
|
|
|
Author:
|
|
Mathias Soeken, Zahra Sasanian, Robert Wille, D. Michael Miller, Rolf Drechsler |
| Conference: |
|
42nd International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| 2012, Victoria
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» A Synthesis Flow for Sequential Reversible Circuits
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Christian Otterstedt, Rolf Drechsler |
| Conference: |
|
42nd International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| 2012, Victoria
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Exact Synthesis of Toffoli Gate Circuits with Negative Control Lines
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Nils Przigoda, Rolf Drechsler |
| Conference: |
|
42nd International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| Victoria, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Automatic Design of Low-Power Encoders Using Reversible Circuit Synthesis
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler, Christof Oswald, Alberto Garcia-Ortiz |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| Dresden, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Eliminating Invariants in UML/OCL Models
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler
|
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1142-1145, Dresden, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Debugging of Inconsistent UML/OCL Models
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Rolf Drechsler
|
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1078-1083, Dresden, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Synthesis of Reversible Circuits with Minimal Lines for Large Functions
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Christoph Hilken, Nils Przigoda, Rolf Drechsler |
| Conference: |
|
Asia and South Pacific Design Automation Conference (ASP-DAC) |
Reference:
|
| pp. 85-92, Sydney, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Improved Fault Diagnosis for Reversible Circuits
|
|
|
|
Author:
|
|
Hongyan Zhang, Robert Wille, Rolf Drechsler |
| Conference: |
|
Asian Test Symposium (ATS) |
Reference:
|
| New Delhi, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Efficient Realization of Control Logic in Reversible Circuits
|
|
|
|
Author:
|
|
Sebastian Offermann, Robert Wille, Rolf Drechsler |
| Conference: |
|
Forum on specification & Design Languages (FDL) |
Reference:
|
| Oldenburg, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Determining Minimal Testsets for Reversible Circuits Using Boolean Satisfiability
|
|
|
|
Author:
|
|
Hongyan Zhang, Stefan Frehse, Robert Wille, Rolf Drechsler |
| Conference: |
|
10th IEEE Africon |
Reference:
|
| Livingstone, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» VisSAT: Visualization of SAT Solver Internals for Computer Aided Hardware Verification
|
|
|
|
Author:
|
|
Robert Wille, André Sülflow, Rolf Drechsler |
| Conference: |
|
International Conference on Modeling, Simulation and Visualization Methods (MSV) |
Reference:
|
| pp. 36-39, Las Vegas, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» ATPG for Reversible Circuits Using Simulation,
Boolean Satisfiability, and Pseudo Boolean
Optimization
|
|
|
|
Author:
|
|
Robert Wille, Hongyan Zhang, Rolf Drechsler |
| Conference: |
|
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) |
Reference:
|
| pp. 120-125, Chennai, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» An Introduction to Reversible Circuit Design
|
|
|
|
Author:
|
|
Robert Wille |
| Conference: |
|
Saudi International Electronics, Communications and Photonics Conference (SIECPC) |
Reference:
|
| Riyadh, 2011
| Hyperlink:
|
| [To the Site of this Conference]
|
» Encoding OCL Data Types for SAT-based Verification of UML/OCL Models
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler |
| Conference: |
|
5th International Conference on Tests & Proofs (TAP) |
Reference:
|
| pp. 152-170, Zurich, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Designing a RISC CPU in Reversible Logic
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Daniel Große, Eleonora Schönborn, Rolf Drechsler |
| Conference: |
|
41st International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 170-175, Tuusula, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» From Truth Tables to Programming Languages: Progress in the Design of Reversible Circuits
|
|
|
|
Author:
|
|
Rolf Drechsler, Robert Wille |
| Conference: |
|
41st International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 78-85, Tuusula, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Elementary Quantum Gate Realizations for Multiple-Control Toffoli Gates
|
|
|
|
Author:
|
|
D. Michael Miller, Robert Wille, Z. Sasanian |
| Conference: |
|
41st International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 288-293, Tuusula, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Verifying Dynamic Aspects of UML Models
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1077-1082, Grenoble, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Determining the Minimal Number of Lines for Large Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Oliver Keszöcze, Rolf Drechsler
|
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1204-1207, Grenoble, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» SyReC: A Programming Language for Synthesis of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Sebastian Offermann, Rolf Drechsler |
| Conference: |
|
Forum on specification & Design Languages (FDL) |
Reference:
|
| pp. 184-189, Southampton, 2010
Received Best Paper Award
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reducing the Number of Lines in Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Rolf Drechsler |
| Conference: |
|
Design Automation Conference (DAC) |
Reference:
|
| pp. 647-652, Anaheim, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Graph Transformation Units Guided by a SAT Solver
|
|
|
|
Author:
|
|
Hans-Jörg Kreowski, Susanne Kuske, Robert Wille |
| Conference: |
|
International Conference on Graph Transformations (ICGT) |
Reference:
|
| pp. 27-42, Enschede, 2010
| Hyperlink:
|
| [To the Site of this Conference]
|
» Synthesizing Multiplier in Reversible Logic
|
|
|
|
Author:
|
|
Sebastian Offermann, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
| Conference: |
|
13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Reference:
|
| pp. 335-340, Vienna, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Window Optimization of Reversible and Quantum Circuits
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
| Conference: |
|
13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Reference:
|
| pp. 431-435, Vienna, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Enhancing Debugging of Multiple Missing Control Errors in Reversible Logic
|
|
|
|
Author:
|
|
Jean Christoph Jung, Stefan Frehse, Robert Wille, Rolf Drechsler
|
| Conference: |
|
Great Lakes Symposium on VLSI (GLSVLSI) |
Reference:
|
| pp. 465-470, Rhode Island, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Efficient Simulation-based Debugging of Reversible Logic
|
|
|
|
Author:
|
|
Stefan Frehse, Robert Wille, Rolf Drechsler |
| Conference: |
|
40th International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 156-161, Barcelona, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reducing Reversible Circuit Cost by Adding Lines
|
|
|
|
Author:
|
|
D. Michael Miller, Robert Wille, Rolf Drechsler |
| Conference: |
|
40th International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 217-222, Barcelona, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Verifying UML/OCL Models Using Boolean Satisfiability
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Mirco Kuhlmann, Martin Gogolla, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1341-1344, Dresden, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» SMT-based Stimuli Generation in the SystemC Verification Library
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Finn Haedicke, Rolf Drechsler |
| Conference: |
|
Forum on specification & Design Languages (FDL) |
Reference:
|
| pp. 1-6, Sophia Antipolis, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Synthesizing Reversible Circuits for Irreversible Functions
|
|
|
|
Author:
|
|
D. Michael Miller, Robert Wille, Gerhard W. Dueck |
| Conference: |
|
Euromicro Conference on Digital System Design (DSD) |
Reference:
|
| pp. 749-756, Patras, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» BDD-based Synthesis of Reversible Logic for Large Functions
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Conference: |
|
Design Automation Conference (DAC) |
Reference:
|
| pp. 270-275, San Francisco, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Contradictory Antecedent Debugging in Bounded Model Checking
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Ulrich Kühne, Rolf Drechsler |
| Conference: |
|
Great Lakes Symposium on VLSI (GLSVLSI) |
Reference:
|
| pp. 173-176, Boston, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Evaluation of Cardinality Constraints on SMT-based Debugging
|
|
|
|
Author:
|
|
Andre Sülflow, Robert Wille, Görschwin Fey, Rolf Drechsler |
| Conference: |
|
39th International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 298-303, Naha, Okinawa, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Equivalence Checking of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, D. Michael Miller, Rolf Drechsler |
| Conference: |
|
39th International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 324-330, Naha, Okinawa, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Debugging of Toffoli Networks
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Stefan Frehse, Gerhard W. Dueck, Rolf Drechsler
|
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1284-1289, Nice, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reversible Logic Synthesis with Output Permutation
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Gerhard W. Dueck, Rolf Drechsler |
| Conference: |
|
22nd International Conference on VLSI Design |
Reference:
|
| pp. 189-194, New Delhi, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Identifying a Subset of System Verilog Assertions for Efficient Bounded Model Checking
|
|
|
|
Author:
|
|
Robert Wille, Görschwin Fey, Marc Messing, Gerhard
Angst, Lothar Linhard, Rolf Drechsler |
| Conference: |
|
Euromicro Conference on Digital System Design (DSD) |
Reference:
|
| pp. 542-549, Parma, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Contradiction Analysis for Constraint-based Random Simulation
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Robert Siegmund, Rolf Drechsler |
| Conference: |
|
Forum on specification & Design Languages (FDL) |
Reference:
|
| pp. 130-135, Stuttgart, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Using Higher Levels of Abstraction for Solving Optimization Problems by Boolean Satisfiability
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Mathias Soeken, Rolf Drechsler |
| Conference: |
|
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) |
Reference:
|
| pp. 411-416, Montpellier, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» RevLib: An Online Resource for
Reversible Functions and Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Lisa Teuber, Gerhard W. Dueck, Rolf Drechsler |
| Conference: |
|
38th International Symposium on Multiple-Valued Logic 2008 (ISMVL '08) |
Reference:
|
| pp. 220-225, Dallas, 2008
RevLib is available at www.revlib.org
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Exact Synthesis of Elementary Quantum Gate
Circuits for Reversible Functions with Don’t Cares
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
| Conference: |
|
38th International Symposium on Multiple-Valued Logic 2008 (ISMVL '08) |
Reference:
|
| pp. 214-219, Dallas, 2008
Received IEEE Young Researcher Award
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Quantified Synthesis of Reversible Logic
|
|
|
|
Author:
|
|
Robert Wille, Hoang M. Le, Gerhard W. Dueck, Daniel Große |
| Conference: |
|
Design, Automation, and Test in Europe (DATE) |
Reference:
|
| pp. 1015-1020, Munich, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Fast Exact Toffoli Network Synthesis of Reversible Logic
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große |
| Conference: |
|
IEEE International Conference on Computer Aided Design (ICCAD) |
Reference:
|
| pp. 60-64, San Jose, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» SWORD: A SAT like Prover Using Word Level Information
|
|
|
|
Author:
|
|
Robert Wille, Görschwin Fey, Daniel Große, Stephan Eggersglüß, Rolf Drechsler |
| Conference: |
|
IFIP International Conference on Very Large Scale Integration (IFIP VLSI-SOC) |
Reference:
|
| pp. 88-93, Atlanta, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
|
WORKSHOPS |
|
» Generierung von OCL-Ausdrücken aus natürlichsprachlichen Beschreibungen
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Eugen Kuksa, Rolf Drechsler |
| Workshop: |
|
16. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| Rostock, 2013
| Hyperlink:
|
| [Link to the Workshop]
|
» Verification of Embedded Systems Using Modeling and Implementation Languages
|
|
|
|
Author:
|
|
Mathias Soeken, Heinz Riener, Robert Wille, Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
International Workshop on Metamodelling and Code Generation for Embedded Systems (MeCoEs'12) |
Reference:
|
| pp. 67-72, Tampere, Finland, 2012
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Towards Increasing Test Compaction Abilities of SAT-based ATPG through Fault Detection Constraints
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Melanie Diepenbeck, Robert Wille, Rolf Drechsler |
| Workshop: |
|
IEEE 13th Workshop on RTL and High Level Testing (WRTLT'12) |
Reference:
|
| Niigata, Japan, 2012
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Towards Embedding of Large Functions for Reversible Logic
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Laura Tague, D. Michael Miller, Rolf Drechsler |
| Workshop: |
|
International Workshop on Boolean Problems |
Reference:
|
| Freiberg, 2012
| Hyperlink:
|
| [Link to the Workshop]
|
» Using πDDs in the Design for Reversible Circuits
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Shin-Ichi Minato, Rolf Drechsler |
| Workshop: |
|
Workshop on Reversible Computation |
Reference:
|
| Kopenhagen, 2012
| Hyperlink:
|
| [Link to the Workshop]
|
» Property Checking of Quantum Circuits Using Quantum Multiple-Valued Decision Diagrams
|
|
|
|
Author:
|
|
Julia Seiter, Mathias Soeken, Robert Wille, Rolf Drechsler |
| Workshop: |
|
Workshop on Reversible Computation |
Reference:
|
| Kopenhagen, 2012
| Hyperlink:
|
| [Link to the Workshop]
|
» Towards Automatic Determination of Problem Bounds for Object Instantiation in Static Model Verification
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler |
| Workshop: |
|
Model-Driven Engineering, Verification, And Validation (MoDeVVa) |
Reference:
|
| Wellington, 2011
| Hyperlink:
|
| [Link to the Workshop]
|
» Synthesis of Reversible Circuits with Minimal Lines for Large Functions
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Christoph Hilken, Nils Przigoda, Rolf Drechsler |
| Workshop: |
|
Workshop on Reversible Computation |
Reference:
|
| pp. 59-70, Gent, 2011
| Hyperlink:
|
| [Link to the Workshop]
|
» Customized Design Flows for Reversible Circuits Using RevKit
|
|
|
|
Author:
|
|
Mathias Soeken, Stefan Frehse, Robert Wille, Rolf Drechsler |
| Workshop: |
|
Workshop on Reversible Computation |
Reference:
|
| pp. 91-96, Gent, 2011
| Hyperlink:
|
| [Link to the Workshop]
|
» Improving ESOP-based Synthesis of Reversible Logic Using Evolutionary Algorithms
|
|
|
|
Author:
|
|
Rolf Drechsler, Alexander Finder, Robert Wille |
| Workshop: |
|
6th European Workshop on Hardware Optimization Techniques (EvoHOT) |
Reference:
|
| Applications of Evolutionary Computation, LNCS 6625, pp. 151-161, Turin, 2011
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Designing a RISC CPU in Reversible Logic
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Daniel Große, Eleonora Schönborn, Rolf Drechsler |
| Workshop: |
|
14. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| pp. 249-258, Oldenburg, 2011
| Hyperlink:
|
| [Link to the Workshop]
|
» SAT-based ATPG for Reversible Circuits
|
|
|
|
Author:
|
|
Hongyan Zhang, Robert Wille, Rolf Drechsler |
| Workshop: |
|
5th International Design & Test Workshop (IDT) |
Reference:
|
| pp. 149-154, Abu Dhabi, 2010
| Hyperlink:
|
| [Link to the Workshop]
|
» Hierarchical Synthesis of Reversible Circuits Using Positive and Negative Davio Decomposition
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler |
| Workshop: |
|
5th International Design & Test Workshop (IDT) |
Reference:
|
| pp. 143-148, Abu Dhabi, 2010
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» RevKit: A Toolkit for Reversible Circuit Design
|
|
|
|
Author:
|
|
Mathias Soeken, Stefan Frehse, Robert Wille, Rolf Drechsler |
| Workshop: |
|
Workshop on Reversible Computation |
Reference:
|
| pp. 69-72, Bremen, 2010
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Hierarchical Synthesis of Reversible Circuits Using Positive and Negative Davio Decomposition
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler |
| Workshop: |
|
Workshop on Reversible Computation |
Reference:
|
| pp. 55-58, Bremen, 2010
| Hyperlink:
|
| [Link to the Workshop]
|
» SyReC: A Programming Language for Synthesis of
Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Sebastian Offermann, Rolf Drechsler |
| Workshop: |
|
International Workshop on Logic Synthesis (IWLS) |
Reference:
|
| Irvine, 2010
| Hyperlink:
|
| [Link to the Workshop]
|
» VisSAT: Visualization of SAT Solver Internals
|
|
|
|
Author:
|
|
Robert Wille, Andre Sülflow, Christian Genz, Rolf Drechsler |
| Workshop: |
|
University Booth at Design, Automation and Test in Europe (DATE10) |
Reference:
|
| Dresden, 2010
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» SyReC: A Programming Language for Synthesis of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Sebastian Offermann, Rolf Drechsler |
| Workshop: |
|
13. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| Dresden, 2010
| Hyperlink:
|
| [Link to the Workshop]
|
» Verifying UML/OCL Models Using Boolean Satisfiability
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Mirco Kuhlmann, Martin Gogolla, Rolf Drechsler |
| Workshop: |
|
13. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| pp 57-66, Dresden, 2010
| Hyperlink:
|
| [Link to the Workshop]
|
» Reducing Reversible Circuit Cost by Adding Lines
|
|
|
|
Author:
|
|
D. Michael Miller, Robert Wille, Rolf Drechsler |
| Workshop: |
|
International Workshop on Logic Synthesis (IWLS) |
Reference:
|
| Berkeley, 2009
| Hyperlink:
|
| [Link to the Workshop]
|
» Synthesis of Reversible Functions Beyond Gate Count and Quantum Cost
|
|
|
|
Author:
|
|
Robert Wille, Mehdi Saeedi, Rolf Drechsler |
| Workshop: |
|
International Workshop on Logic Synthesis (IWLS) |
Reference:
|
| Berkeley, 2009
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Synthesizing Reversible Logic: An Overview
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Workshop: |
|
Reed-Muller Workshop |
Reference:
|
| Naha, Okinawa, 2009
| Hyperlink:
|
| [Link to the Workshop]
|
» Synthesising Reversible Circuits from Irreversible Specifications using Reed-Muller Spectral Techniques
|
|
|
|
Author:
|
|
D. Michael Miller, Gerhard W. Dueck, Robert Wille |
| Workshop: |
|
Reed-Muller Workshop |
Reference:
|
| Naha, Okinawa, 2009
| Hyperlink:
|
| [Link to the Workshop]
|
» FormED: A Formal Environment for Debugging
|
|
|
|
Author:
|
|
Andre Sülflow, Robert Wille, Christian Genz, Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
University Booth at Design, Automation and Test in Europe (DATE09) |
Reference:
|
| Nizza, 2009
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Effect of BDD Optimization on Synthesis of Reversible and Quantum Logic
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Workshop: |
|
Reversible Computation |
Reference:
|
| York, 2009
| Hyperlink:
|
| [Link to the Workshop]
|
» Equivalence Checking of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, D. Michael Miller, Rolf Drechsler |
| Workshop: |
|
12. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| 2009
| Hyperlink:
|
| [Link to the Workshop]
|
» Reversible Logic Synthesis with Output Permutation
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Gerhard W. Dueck, Rolf Drechsler |
| Workshop: |
|
International Workshop on Boolean Problems |
Reference:
|
| Freiberg, 2008
| Hyperlink:
|
| [Link to the Workshop]
|
» Contradiction Analysis for Constraint-based Random Simulation
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Robert Siegmund, Rolf Drechsler |
| Workshop: |
|
Dresdner Arbeitstagung Schaltungs- und Systementwurf (DASS)
|
Reference:
|
| pp. 25-30, Dresden, 2008
| Hyperlink:
|
| [Link to the Workshop]
|
» Using Contradiction Analysis for Antecedent Debugging in Bounded Model Checking
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Ulrich Kühne, Rolf Drechsler |
| Workshop: |
|
11. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen
zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| pp. 169-178, Freiburg, 2008
| Hyperlink:
|
| [Link to the Workshop]
|
» Evaluation of SAT like Proof Techniques for Formal Verification of Word Level Circuits
|
|
|
|
Author:
|
|
Andre Sülflow, Ulrich Kühne, Robert Wille, Daniel Große, Rolf Drechsler |
| Workshop: |
|
IEEE 8th Workshop on RTL and High Level Testing (WRTLT'07) |
Reference:
|
| pp. 31-36, Beijing, P.R.China, 2007
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Parallelisierung von SAT-basierter Testmustergenerierung
|
|
|
|
Author:
|
|
Daniel Tille, Robert Wille, Rolf Drechsler |
| Workshop: |
|
21. Workshop der GI/ITG-Fachgruppe Parallel-Algorithmen, -Rechnerstrukturen und -Systemsoftware (PARS 2007) |
Reference:
|
| pp. 213-217, Hamburg, 2007
| Hyperlink:
|
| [Link to the Workshop]
|
» Building Free Binary Decision Diagrams Using SAT Solvers
|
|
|
|
Author:
|
|
Robert Wille, Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
8th Workshop on Applications of the Reed-Muller Expansion in Circuit Design and Representations and Methodology of Future Computing Technology (RM2007) |
Reference:
|
| Oslo, 2007
| Hyperlink:
|
| [Link to the Workshop]
|
» Formal Verification on the Word Level using SAT-like Proof
Techniques
|
|
|
|
Author:
|
|
Görschwin Fey, Daniel Große, Stephan Eggersglüß, Robert Wille, Rolf Drechsler |
| Workshop: |
|
GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen |
Reference:
|
| pp. 165-173, Erlangen, 2007
| Hyperlink:
|
| [Link to the Workshop]
|
|
|
|
|
