|
Home « Team « Publications
» Publications of
Rolf Drechsler
|
|
 |
BOOKS |
 |
» Auf dem Weg zum Quantencomputer - Entwurf reversibler Logik
[Read more about this book!]
|
 |
|
Publisher: |
|
Shaker Verlag |
Author:
|
|
Rolf Drechsler, Mathias Soeken, Robert Wille (Hrsg.) |
| Format: |
|
gebunden |
Year:
|
|
2012
|
|
» High Quality Test Pattern Generation and Boolean Satisfiability
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
Stephan Eggersglüß, Rolf Drechsler |
| Format: |
|
Hardcover |
Year:
|
|
2012
|
|
» Applications of Evolutionary Computation
Applications of Evolutionary Computation
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
Cecilia Di Chio, Anthony Brabazon, Gianni A. Di Caro, Rolf Drechsler, Muddassar Farooq, Jörn Grahl, Gary Greenfield, Christian Prins, Juan Romero und Giovanni Squillero, et al. |
| Format: |
|
Gebunden |
Year:
|
|
2011
|
|
» Towards a Design Flow for Reversible Logic
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
Robert Wille, Rolf Drechsler |
| Format: |
|
Gebunden |
Year:
|
|
2010
|
|
» Debugging at the Electronic System Level
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
Frank Rogin, Rolf Drechsler |
| Format: |
|
Gebunden |
Year:
|
|
2010
|
|
» Quality-Driven SystemC Design
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
Daniel Große, Rolf Drechsler |
| Format: |
|
Hardcover |
Year:
|
|
2010
|
|
» Test Pattern Generation using Boolean Proof Engines
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
Rolf Drechsler, Stephan Eggersglüß, Görschwin Fey, Daniel Tille |
| Format: |
|
Hardcover |
Year:
|
|
2009
|
|
» Robustness and Usability in Modern Design Flows
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
Görschwin Fey, Rolf Drechsler |
| Format: |
|
Hardcover |
Year:
|
|
2008
|
|
» Applications of Evolutionary Computing
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
M. Giacobini, A. Brabazon, S. Cagnoni, G. A. DiCaro, Rolf Drechsler, A. Ekart, A. I. Esparcia-Alcazar, M. Farooq, A. Fink, J. McCormack, M. O'Neill, J. Romero, F. Rothlauf, G. Squillero, S. Uyar, S. Yang
|
| Format: |
|
Gebunden |
Year:
|
|
2008
|
|
» Applications of Evolutionary Computing
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
M. Giacobini, A. Brabazon, S. Cagoni, G.A. Di Caro, Rolf Drechsler, M. Farooq, A. Fink, E. Lutton, P. Machado, S. Minner, M. O'Neill, J. Romero, F. Rothlauf, G. Squillero, H. Takagi, A.S. Uyar, S. Yang |
| Format: |
|
Gebunden |
Year:
|
|
2007
|
|
» SATRIX - Algorithmen für Boolesche Erfüllbarkeit
[Read more about this book!]
|
 |
|
Publisher: |
|
Shaker Verlag |
Author:
|
|
Daniel Große, Görschwin Fey, Rolf Drechsler (Hrsg.) |
| Format: |
|
Gebunden |
Year:
|
|
2007
|
|
» Applications of Evolutionary Computing
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
F. Rothlauf, J. Branke, S. Cagnoni, E. Costa, C. Cotta, Rolf Drechsler, E. Lutton, P. Machado, J.H. Moore, J. Romero, G.D. Smith, G. Squillero, H. Takagi (Eds.) |
| Format: |
|
Gebunden |
Year:
|
|
2006
|
|
» Advanced BDD Optimization
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer Verlag |
Author:
|
|
Rüdiger Ebendt, Görschwin Fey, Rolf Drechsler |
| Format: |
|
Hardcover |
Year:
|
|
2005
|
|
» Technische Informatik - Eine Einführung
[Read more about this book!]
|
 |
|
Publisher: |
|
Pearson Studium |
Author:
|
|
Bernd Becker, Rolf Drechsler, Paul Molitor |
| Format: |
|
Gebunden |
Year:
|
|
2005
|
|
» Applications of Evolutionary Computing
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
Franz Rothlauf, Jürgen Branke, Stefano Cagnoni, David W. Corne, Rolf Drechsler, Yaochu Jin, Penousal Machado, Elena Marchiori, Juan Romero, George D. Smith, Giovanni Squillero |
| Format: |
|
Gebunden |
Year:
|
|
2005
|
|
» FunTaskIC - Eine integrierte Entwurfsumgebung für SystemC
[Read more about this book!]
|
 |
|
Publisher: |
|
Shaker Verlag |
Author:
|
|
Görschwin Fey, Rolf Drechsler (Hrsg.) |
| Format: |
|
Gebunden |
Year:
|
|
2005
|
|
» Applications of Evolutionary Computing
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
G.R. Raidl, S. Cagnoni, J. Branke, D.W. Corne, Rolf Drechsler, Y. Jin, C.G. Johnson, P. Machado, E. Marchiori,F. Rothlauf, G.D. Smith, G. Squillero
|
| Format: |
|
Gebunden |
Year:
|
|
2004
|
|
» Advanced Formal Verification
[Read more about this book!]
|
 |
|
Publisher: |
|
Kluwer Academic Publishers |
Author:
|
|
Rolf Drechsler |
| Format: |
|
Gebunden |
Year:
|
|
2004
|
|
» Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen
[Read more about this book!]
|
 |
|
Publisher: |
|
Shaker Verlag |
Author:
|
|
Rolf Drechsler |
| Format: |
|
Gebunden |
Year:
|
|
2003
|
|
» Evolutionary Algorithms for Embedded System Design
[Read more about this book!]
|
 |
|
Publisher: |
|
Kluwer Academic Publishers |
Author:
|
|
Rolf Drechsler, Nicole Drechsler |
| Format: |
|
Gebunden |
Year:
|
|
2002
|
|
» Software-Engineering und Hardware-Design
[Read more about this book!]
|
 |
|
Publisher: |
|
Carl Hanser Verlag |
Author:
|
|
Axel Sikora, Rolf Drechsler
|
| Format: |
|
Gebunden |
Year:
|
|
2002
|
|
» Towards One-Pass Synthesis
[Read more about this book!]
|
 |
|
Publisher: |
|
Kluwer Academic Publishers |
Author:
|
|
Rolf Drechsler, Wolfgang Günther
|
| Format: |
|
Hardcover |
Year:
|
|
2002
|
|
» Spectral Techniques in VLSI CAD
[Read more about this book!]
|
 |
|
Publisher: |
|
Kluwer Academic Publishers |
Author:
|
|
Mitchell A. Thornton, Rolf Drechsler, D. Michel Miller |
| Format: |
|
Hardcover |
Year:
|
|
2001
|
|
» Formal Verification of Circuits
[Read more about this book!]
|
 |
|
Publisher: |
|
Kluwer Academic Publishers |
Author:
|
|
Rolf Drechsler |
| Format: |
|
Hardcover |
Year:
|
|
2000
|
|
» Evolutionary Algorithms for VLSI CAD
[Read more about this book!]
|
 |
|
Publisher: |
|
Kluwer Academic Publishers |
Author:
|
|
Rolf Drechsler |
| Format: |
|
Hardcover |
Year:
|
|
1998
|
|
» Binary Decision Diagrams: Theory and Implementations
[Read more about this book!]
|
 |
|
Publisher: |
|
Kluwer Academic Publisher |
Author:
|
|
Rolf Drechsler, Bernd Becker |
| Format: |
|
Hardcover |
Year:
|
|
1998
|
|
» Graphenbasierte Funktionsdarstellung
[Read more about this book!]
|
 |
|
Publisher: |
|
B.G. Teubner |
Author:
|
|
Rolf Drechsler, Bernd Becker |
| Format: |
|
Gebunden |
Year:
|
|
1998
|
|
» Functional Decision Diagrams und ihre Anwendung
[Read more about this book!]
|
 |
|
Publisher: |
|
Modell Verlag |
Author:
|
|
Rolf Drechsler |
| Format: |
|
Gebunden |
Year:
|
|
1996
|
|
|
BOOK CONTRIBUTIONS |
|
| » SyReC: A Programming Language for Synthesis of Reversible Circuits |
|
Author:
| Robert Wille, Sebastian Offermann, Rolf Drechsler
|
| Editor: | Tom J. Kazmierski, Adam Morawiec |
| Booktitle: | System Specification and Design Languages: Selected Contributions from FDL 2010 |
| Publisher: | Springer |
| Sites: | 207-222 |
| Year: | 2012 |
| Format: | Hardcover |
| » Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis |
|
Author:
| Daniel Große, Görschwin Fey, Rolf Drechsler
|
| Editor: | Raimund Ubar, Jaan Raik, Heinrich Theodor Vierhaus |
| Booktitle: | Design and Test Technology for Dependable Systems-on-Chip |
| Publisher: | Information Science Reference |
| Sites: | 119-129 |
| Year: | 2011 |
| Format: | Hardcover |
| » SMT-based Stimuli Generation in the SystemC Verification Library |
|
|
Author:
| Robert Wille, Daniel Große, Finn Haedicke, Rolf Drechsler
|
| Editor: | Dominique Borrione |
| Booktitle: | Advances in Design Methods from Modeling Languages for Embedded Systems and SoC’s: Selected Contributions on Specification, Design, and Verification from FDL 2009 |
| Publisher: | Springer |
| Sites: | 227-244 |
| Year: | 2010 |
| Format: | Hardcover |
| » Synthesis of Boolean Functions in Reversible Logic |
|
Author:
| Robert Wille, Rolf Drechsler
|
| Editor: | Tsutomu Sasao, Jon T. Butler, Mitchell Thornton |
| Booktitle: | Progress in Applications of Boolean Functions (Synthesis Lectures on Digital Circuits and Systems) |
| Publisher: | Morgan and Claypool Publishers |
| Sites: | 75-92 |
| Year: | 2010 |
| Format: | Paperback |
| » Non-Clausal SAT and ATPG |
|
Author:
| Rolf Drechsler, Tommi Junttila and Ilkka Niemelä
|
| Editor: | A. Biere, M. Heule, H. van Maaren, T. Walsh |
| Booktitle: | Handbook of Satisfiability |
| Publisher: | IOS Press |
| Sites: | 655-693 |
| Year: | 2009 |
| Format: | gebunden |
| » Debugging Contradictory Constraints in Constraint-based Random Simulation |
|
Author:
| Daniel Große, Robert Wille, Robert Siegmund, Rolf Drechsler
|
| Editor: | Martin Radetzki |
| Booktitle: | Languages for Embedded Systems and their Applications: Selected Contributions on Specification, Design, and Verification from FDL'08 |
| Publisher: | Springer |
| Sites: | 273-290 |
| Year: | 2009 |
| Format: | gebunden |
| » SWORD: A SAT like Prover Using Word Level Information |
|
Author:
| Robert Wille, Görschwin Fey, Daniel Große, Stephan Eggersglüß, Rolf Drechsler
|
| Editor: | Ricardo Reis, Vincent Mooney, Paul Hasler |
| Booktitle: | VLSI-SoC: Advanced Topics on Systems on a Chip:
A Selection of Extended Versions of the Best Papers of the Fourteenth International Conference on Very Large Scale Integration of System on Chip |
| Publisher: | Springer |
| Sites: | 175-192 |
| Year: | 2009 |
| Format: | Hardcover |
| » An Integrated SystemC Debugging Environment |
|
Author:
| Frank Rogin, Christian Genz, Rolf Drechsler, Steffen Rülke
|
| Editor: | Eugenio Villar |
| Booktitle: | Embedded Systems Specification and Design Languages: Selected contributions from FDL'07 |
| Publisher: | Springer |
| Sites: | 59-71 |
| Year: | 2008 |
| Format: | gebunden |
| » Measuring the Quality of a SystemC Testbench by using Code Coverage Techniques |
|
|
Author:
| Daniel Große, Hernan Peraza, Wolfgang Klingauf, Rolf Drechsler
|
| Editor: | Eugenio Villar |
| Booktitle: | Embedded Systems Specification and Design Languages: Selected contributions from FDL'07 |
| Publisher: | Springer |
| Sites: | 73-86 |
| Year: | 2008 |
| Format: | gebunden |
| » Exact BDD Minimization for Path-Related Objective Functions |
|
Author:
| Rüdiger Ebendt, Rolf Drechsler
|
| Editor: | Ricardo Reis, Ada Osseiran, Hans-Jörg Pleiderer |
| Booktitle: | VLSI-SoC: From Systems to Silicon |
| Publisher: | Springer |
| Sites: | 299-315 |
| Year: | 2007 |
| Format: | gebunden |
| » Stuck-At-Fault Testability of SPP Three-Level Logic Forms |
|
Author:
| V. Ciriani, A. Bernasconi, Rolf Drechsler
|
| Editor: | M. Glesner, R. Reis, L. Indrusiak, V. Mooney, H. Eveking |
| Booktitle: | VLSI-SOC: From Systems to Chips |
| Publisher: | Springer |
| Sites: | 299-313 |
| Year: | 2006 |
| Format: | gebunden |
| » Exploration of Sequential Depth by Evolutionary Algorithms |
|
|
Author:
| Nicole Drechsler, Rolf Drechsler
|
| Editor: | M. Glesner, R. Reis, L. Indrusiak, V. Mooney, H. Eveking |
| Booktitle: | VLSI-SOC: From Systems to Chips |
| Publisher: | Springer Boston |
| Sites: | 73-83 |
| Year: | 2006 |
| Format: | gebunden |
| » Processor Verification |
|
Author:
| Daniel Große, Robert Siegmund, Rolf Drechsler
|
| Editor: | Paolo Ienne, Rainer Leupers |
| Booktitle: | Customizable Embedded Processors |
| Publisher: | Elsevier |
| Sites: | 281-302 |
| Year: | 2006 |
| Format: | gebunden |
| » Automatic Test Pattern Generation |
|
Author:
| Rolf Drechsler, Görschwin Fey
|
| Editor: | Marco Bernardo, Alessandro Cimatti |
| Booktitle: | Formal Methods for Hardware Verification, LNCS 3965 |
| Publisher: | Springer |
| Sites: | 30-55 |
| Year: | 2006 |
| Format: | gebunden |
| » System-level validation using formal techniques |
|
Author:
| Rolf Drechsler, Daniel Große
|
| Editor: | Bashir M. Al-Hashimi |
| Booktitle: | System-on-Chip: Next Generation Electronics |
| Publisher: | The IEE |
| Sites: | 715-745 |
| Year: | 2006 |
| Format: | gebunden |
|
|
JOURNALS |
|
» RevKit: An Open Source Toolkit for the Design of Reversible Circuits
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Mathias Soeken, Stefan Frehse, Robert Wille, Rolf Drechsler |
| Journal: |
|
Reversible Computation 2011 (Series: Lecture Notes in Computer Science) |
| Details: |
|
Volume 7165, Third International Workshop, RC 2011, Revised Papers |
Year:
|
|
2012
|
|
» Automatic TLM Fault Localization for SystemC
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Hoang M. Le, Daniel Große, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 31, Number 8, pp. 1249-1262,
DOI: 10.1109/TCAD.2012.2188800
|
Year:
|
|
2012
|
|
» Special Issue on Reversible Computation
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Rolf Drechsler, Irek Ulidowski, Robert Wille (editors) |
| Journal: |
|
Multiple-Valued Logic and Soft Computing |
| Details: |
|
Volume 18, Number 1 |
Year:
|
|
2012
|
|
» RevKit: A Toolkit for Reversible Circuit Design
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Mathias Soeken, Stefan Frehse, Robert Wille, Rolf Drechsler |
| Journal: |
|
Multiple-Valued Logic and Soft Computing |
| Details: |
|
Volume 18, Number 1, pp. 55-65 |
Year:
|
|
2012
|
|
» A Highly Fault-Efficient SAT-Based ATPG Flow
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Rolf Drechsler |
| Journal: |
|
IEEE Design & Test of Computers |
| Details: |
|
Volume 29, Issue 4 (July/August), pp. 63-70
|
Year:
|
|
2012
|
|
» Efficient Data Structures and Methodologies for SAT-based ATPG providing High Fault Coverage in Industrial Application
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 30, Number 9, pp. 1411-1415,
DOI: 10.1109/TCAD.2011.2152450 |
Year:
|
|
2011
|
|
» Effective Robustness Analysis using Bounded Model Checking Techniques
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Görschwin Fey, André Sülflow, Stefan Frehse, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 30, Number 8, pp. 1239-1252
DOI: 10.1109/TCAD.2011.2120950 |
Year:
|
|
2011
|
|
» Synthesis of Quantum Circuits for Linear Nearest Neighbor Architectures
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Mehdi Saeedi, Robert Wille, Rolf Drechsler |
| Journal: |
|
Quantum Information Processing |
| Details: |
|
Volume 10, Number 3, pp. 355-377DOI: 10.1007/s11128-010-0201-2 |
Year:
|
|
2011
|
|
» Debugging Reversible Circuits
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Stefan Frehse, Gerhard W. Dueck, Rolf Drechsler |
| Journal: |
|
INTEGRATION, the VLSI Journal |
| Details: |
|
Volume 44, Number 1, pp. 51-61, JanuaryDOI: 10.1016/j.vlsi.2010.08.002 |
Year:
|
|
2011
|
|
» BDD-Based Synthesis of Reversible Logic
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Journal: |
|
International Journal of Applied Metaheuristic Computing (IJAMC) |
| Details: |
|
Volume 1, Number 4, pp. 25-41 |
Year:
|
|
2010
|
|
» Automatische formale Verifikation der Fehlertoleranz von Schaltkreisen
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Görschwin Fey, Andre Sülflow, Stefan Frehse, Rolf Drechsler |
| Journal: |
|
it-Information Technology |
| Details: |
|
Volume 52, Number 4, pp. 216-223
PDF Download |
Year:
|
|
2010
|
|
» Towards Fully Automatic Synthesis of Embedded Software
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Ulrich Kühne, Daniel Große, Rolf Drechsler |
| Journal: |
|
IEEE Embedded Systems Letters |
| Details: |
|
Volume 2, Number 3, pp. 53-57, September |
Year:
|
|
2010
|
|
» Effect of BDD Optimization on Synthesis of Reversible and Quantum Logic
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Journal: |
|
Electronic Notes in Theoretical Computer Science |
| Details: |
|
Volume 253, Number 6, pp. 57-70DOI: 10.1016/j.entcs.2010.02.006 |
Year:
|
|
2010
|
|
» Incremental Solving Techniques for SAT-based ATPG
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Daniel Tille, Stephan Eggersglüß, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 29, Number 7, pp. 1125-1130, July |
Year:
|
|
2010
|
|
» Synthese reversibler Logik
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Journal: |
|
it-Information Technology |
| Details: |
|
Volume 52, Number 1, pp. 30-38
PDF Download |
Year:
|
|
2010
|
|
» MONSOON: SAT-based ATPG for Path Delay Faults Using Multiple-Valued Logics
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Görschwin Fey, Andreas Glowatz, Friedrich Hapke, Juergen Schloeffel, Rolf Drechsler |
| Journal: |
|
Journal of Electronic Testing: Theory and Applications |
| Details: |
|
Volume 26, Number 3 / June, pp. 307-322
Pdf download (Preliminary Version)
The final publication is available at www.springerlink.com |
Year:
|
|
2010
|
|
» Overcoming the limitations of data introspection for SystemC
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Christian Genz, Rolf Drechsler |
| Journal: |
|
EDA Tech Forum |
| Details: |
|
Volume 6, Issue 5, Pages 30-34 (December 2009) |
Year:
|
|
2009
|
|
» Weighted A* search - unifying view and application
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Rolf Drechsler |
| Journal: |
|
Artificial Intelligence |
| Details: |
|
Volume 173, Issue 15, Pages 1367-1456 (September 2009) |
Year:
|
|
2009
|
|
» Effiziente Erfüllbarkeitsalgorithmen für die Generierung von Testmustern
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Rolf Drechsler, Stephan Eggersglüß, Görschwin Fey, Jürgen Schlöffel, Daniel Tille |
| Journal: |
|
it - information technology |
| Details: |
|
Volume 51, Number 2, pp. 102-111
Pdf download |
Year:
|
|
2009
|
|
» Exact Synthesis of Elementary Quantum Gate Circuits
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
| Journal: |
|
Multiple-Valued Logic and Soft Computing |
| Details: |
|
Volume 15, Number 4, pp. 283-300 |
Year:
|
|
2009
|
|
» Advanced Verification by Automatic Property Generation
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Frank Rogin, Thomas Klotz, Görschwin Fey, Rolf Drechsler, Steffen Rülke |
| Journal: |
|
IET Computers & Digital Techniques |
| Details: |
|
Volume 3, Issue 4, pp. 338-353, July |
Year:
|
|
2009
|
|
» Exact Multiple Control Toffoli Network Synthesis with SAT Techniques
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 28, Number 5, pp. 703-715, MayDOI: 10.1109/TCAD.2009.2017215 |
Year:
|
|
2009
|
|
» Modeling and Proving Completeness in Formal Verification of Counting Heads
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Sebastian Kinder, Rolf Drechsler |
| Journal: |
|
Software Tools for Technology Transfer (STTT)
|
| Details: |
|
Springer, Volume 10, Number 6, pp. 521 - 534 |
Year:
|
|
2008
|
|
» On Acceleration of SAT-based ATPG for Industrial Designs
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Stephan Eggersglüß, Görschwin Fey, Andreas Glowatz, Friedrich Hapke, Juergen Schloeffel, Daniel Tille |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 27, Number 7, pp. 1329-1333, July |
Year:
|
|
2008
|
|
» Improved SAT-based Reachability Analysis with Observability Don’t Cares
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Sean Safarpour, Andreas Veneris and Rolf Drechsler |
| Journal: |
|
Journal on Satisfiability, Boolean Modeling and Computation (JSAT) |
| Details: |
|
Volume 5, pp. 1-25, Special Volume on Application of Constraints to Formal Verification |
Year:
|
|
2008
|
|
» On the Construction of Small Fully Testable Circuits with Low Depth
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Görschwin Fey, Anna Bernasconi, Valentina Ciriani, Rolf Drechsler |
| Journal: |
|
Embedded Hardware Design - Microprocessors and Microsystems (MICPRO) |
| Details: |
|
Special Issue, Volume 32, Issues 5-6, pp. 263-269 |
Year:
|
|
2008
|
|
» Logic Minimization and Testability of 2-SPP Networks
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Anna Bernasconi, Valentina Ciriani, Rolf Drechsler, Tiziano Villa |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 27, Number 7, pp. 1190-1202, July |
Year:
|
|
2008
|
|
» Analyzing Functional Coverage in Bounded Model Checking
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Daniel Große, Ulrich Kühne, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 27, Number 7, pp. 1305-1314, July |
Year:
|
|
2008
|
|
» Automatic Fault Localization for Property Checking
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Görschwin Fey, Stefan Staber, Roderick Bloem, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 27, Number 6, pp. 1138-1149, June |
Year:
|
|
2008
|
|
» BDD-based Verification of Scalable Designs
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Daniel Große, Rolf Drechsler |
| Journal: |
|
Facta Universitatis, Series: Electronics and Energetics |
| Details: |
|
Volume 20, Number 3, pp. 367-379 |
Year:
|
|
2007
|
|
» Building Free Binary Decision Diagrams Using SAT Solvers
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Robert Wille, Görschwin Fey, Rolf Drechsler |
| Journal: |
|
Facta Universitatis, Series: Electronics and Energetics |
| Details: |
|
Volume 20, Number 3, pp. 381-394, |
Year:
|
|
2007
|
|
» An Integrated Approach for Combining BDDs and SAT Provers
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Görschwin Fey, Sebastian Kinder |
| Journal: |
|
Facta Universitatis, Series: Electronics and Energetics
|
| Details: |
|
Volume 20, Number 3, pp. 415-436 |
Year:
|
|
2007
|
|
» Technische Dokumentation von Soft- und Hardware in
eingebetteten Systemen
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Beate Muranko, Rolf Drechsler |
| Journal: |
|
it - information technology |
| Details: |
|
Number 2, pp. 110-117
Pdf download |
Year:
|
|
2007
|
|
» Exact minimisation of path-related objective functions for binary decision diagrams
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Rolf Drechsler |
| Journal: |
|
IEE Proceedings Computer & Digital Techniques |
| Details: |
|
Volume 153, Number 4, pp. 231-242, July |
Year:
|
|
2006
|
|
» Testability of SPP Three-Level Logic Networks in Static Fault Models
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Valentina Ciriani, Anna Bernasconi, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 25, Number 10, pp. 2241-2248, October |
Year:
|
|
2006
|
|
» The Effect of Improved Lower Bounds in Dynamic BDD Reordering
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 25, Number 5, pp. 902-909, May |
Year:
|
|
2006
|
|
» Minimizing the Number of Paths in BDDs
- Theory and Algorithm
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Görschwin Fey, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 25, Number 1, pp. 4-11, January |
Year:
|
|
2006
|
|
» Combining Ordered Best-First Search with Branch and Bound for Exact BDD Minimization
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Wolfgang Günther, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 24, Number 10, pp. 1515-1529, October |
Year:
|
|
2005
|
|
» System Level Validation Using Formal Techniques
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Daniel Große |
| Journal: |
|
IEE Proceedings Computer & Digital Techniques, Special Issue on Embedded Microelectronic Systems: Status and Trends |
| Details: |
|
Volume 152, Number 3, pp. 393-406, May |
Year:
|
|
2005
|
|
» Generic Implementation of Multi-Valued Decision Diagram Packages
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Dragan Jankovic, Radomir Stankovic |
| Journal: |
|
Multiple-Valued Logic and Soft Computing |
| Details: |
|
Volume 11, Numbers 1-2, pp. 1-18 |
Year:
|
|
2005
|
|
» Project-Based Learning in Student Teams in Computer Science Education
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Andreas Breiter, Görschwin Fey, Rolf Drechsler |
| Journal: |
|
Facta Universitatis, Series: Electronics and Energetics
|
| Details: |
|
Volume 18, Number 2, August, pp. 165-180. |
Year:
|
|
2005
|
|
» Synthesis of Fully Testable Circuits from BDDs
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Junhao Shi, Görschwin Fey |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 23, Number 3, March |
Year:
|
|
2004
|
|
» Methods for Construction of Recursive Algorithms for Reed-Mulle-Fourier Polarity Matrices Calculation
|
|
|
|
|
|
Author:
|
|
Dragan Jankovic, Rolf Drechsler |
| Journal: |
|
Multiple-Valued Logic and Soft Computing |
| Details: |
|
Volume 10, Numbers 1, pp. 29-50 |
Year:
|
|
2004
|
|
» Using Word-Level Information in Formal Hardware Verification
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Rolf Drechsler |
| Journal: |
|
Automation and Remote Control |
| Details: |
|
|
Year:
|
|
Volume 65, Issue 6, pp. 963-977, June 2004
|
|
» An Improved Branch and Bound Algorithm for Exact BDD Minimization
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Wolfgang Günther, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 22, Number 12, pp. 1657-1663, December |
Year:
|
|
2003
|
|
» Recursive Bi-Partitioning of Netlists for Large Number of Partitions
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Rolf Drechsler, Wolfgang Günther, Thomas Eschbach, Lothar Linhard, Gerhard Angst |
| Journal: |
|
Journal of Systems Architecture - the Euromicro Journal |
| Details: |
|
Volume 49, pp. 521-528 |
Year:
|
|
2003
|
|
» Ein Ansatz zur formalen Verifikation von Schaltungsbeschreibungen in SystemC
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Daniel Große, Rolf Drechsler |
| Journal: |
|
it - information technology |
| Details: |
|
Number 4, pp. 219-226, August |
Year:
|
|
2003
|
|
» Efficient Minimization and Manipulation of Linearly Transformed Binary Decision Diagrams
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Wolfgang Günther, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computers |
| Details: |
|
Volume 52, Number 9, pp. 1196-1209, September |
Year:
|
|
2003
|
|
» Exact Routing with Search Space Reduction
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Frank Schmiedle, Rolf Drechsler, Bernd Becker |
| Journal: |
|
IEEE Transactions on Computers |
| Details: |
|
Volume 52, Number 6, pp. 815-825, June |
Year:
|
|
2003
|
|
» Computer Architecture Core of Knowledge for Computer Science Studies
|
 |
|
|
|
|
Author:
|
|
M. Stojcev, I. Milentijevic, D. Kehagias, Rolf Drechsler, M. Gusev |
| Journal: |
|
Cyprus Computer Society Journal |
| Details: |
|
Volume I, Edition 4, April |
Year:
|
|
2003
|
|
» Polynomial Formal Verification of Multipliers
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Martin Keim, Rolf Drechsler, Bernd Becker, Michael Martin, Paul Molitor |
| Journal: |
|
Formal Methods in System Design: An International Journal |
| Details: |
|
Volume 22, Issue 1, pp. 39-58 |
Year:
|
|
2003
|
|
» Low Power Optimization Techniques for BDD Mapped Circuits Using Temporal Correlation
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Rolf Drechsler, Mikael Kerttu, Per Lindgren, Mitch Thornton |
| Journal: |
|
Canadian Journal of Electrical and Computer Engineering |
| Details: |
|
Volume 27, Number 4, pp. 159-164, October |
Year:
|
|
2002
|
|
» Minimization of Word-level Decision Diagrams
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Wolfgang Günther, Stefan Höreth. |
| Journal: |
|
INTEGRATION, the VLSI Journal |
| Details: |
|
Volume 33, Issue 1-2, pp. 39-70 |
Year:
|
|
2002
|
|
» Minimization of Free BDDs
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Wolfgang Günther, Rolf Drechsler |
| Journal: |
|
INTEGRATION, the VLSI Journal |
| Details: |
|
Volume 32, Issue 1-2, pp. 41-59 |
Year:
|
|
2002
|
|
» Verifying Integrity of Decision Diagrams
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler |
| Journal: |
|
INTEGRATION, the VLSI Journal |
| Details: |
|
Volume 32, Issue 1-2, pp. 61-75 |
Year:
|
|
2002
|
|
» Heuristic Learning based on Genetic Programming
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Frank Schmiedle, Nicole Drechsler, Daniel Große and Rolf Drechsler |
| Journal: |
|
Genetic Programming and Evolvable Machines |
| Details: |
|
Volume 3, pp. 363-388, December |
Year:
|
|
2002
|
|
» Dynamic Re-Encoding During MDD Minimization
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Frank Schmiedle, Wolfgang Günther, Rolf Drechsler |
| Journal: |
|
Multiple-Valued Logic - An International Journal |
| Details: |
|
Volume 8, Numbers 5-6, pp. 625-643 |
Year:
|
|
2002
|
|
» History-based Dynamic BDD Minimization
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Wolfgang Günther |
| Journal: |
|
INTEGRATION, the VLSI Journal |
| Details: |
|
Volume 31, Issue 1, pp. 51-63 |
Year:
|
|
2001
|
|
» Äquivalenzvergleich digitaler Schaltungen im industriellen Umfeld
|
 |
|
|
|
|
Author:
|
|
Rolf Drechsler |
| Journal: |
|
it+ti - Informationstechnik und Technische Informatik |
| Details: |
|
Oldenbourg Wissenschaftsverlag, Number 4, pp. 200-205 |
Year:
|
|
2001
|
|
» Fault Simulation in Multi-Valued Logic Networks
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Martin Keim, Bernd Becker |
| Journal: |
|
Multiple-Valued Logic - An International Journal |
| Details: |
|
Volume 7, Numbers 1-2, pp. 25-47 |
Year:
|
|
2001
|
|
» Binary Decision Diagrams in Theory and Practice
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Detlef Sieling |
| Journal: |
|
Software Tools for Technology Transfer (STTT) |
| Details: |
|
Springer, Number 3, pp. 112-136 |
Year:
|
|
2001
|
|
» Combining GAs and Symbolic Methods for High Quality Tests of Sequential Circuits
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Martin Keim, Nicole Drechsler, Rolf Drechsler, Bernd Becker |
| Journal: |
|
Journal of Electronic Testing, Theory and Application (JETTA) |
| Details: |
|
No. 17, pp. 37-51, February |
Year:
|
|
2001
|
|
» Decision Diagram Method for Calculation of Pruned Walsh Transform
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Dragan Jankovic, Radomir Stankovic, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computers |
| Details: |
|
Volume 50, Number 2, pp. 147-157, February |
Year:
|
|
2001
|
|
» Using Lower Bounds during Dynamic BDD Minimization
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Wolfgang Günther, Fabio Somenzi |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 20, Number 1, pp. 51-57, January |
Year:
|
|
2001
|
|
» ACTion: Combining Logic Synthesis and Technology Mapping for MUX based FPGAs
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Wolfgang Günther and Rolf Drechsler. |
| Journal: |
|
Journal of Systems Architecture - the Euromicro Journal |
| Details: |
|
Volume 46, Issue 14, pp. 1321-1334, December |
Year:
|
|
2000
|
|
» Boolean Function Representation and Spectral Characterization Using AND/OR Graphs
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Alenka Zuzek, Rolf Drechsler, Mitch Thornton |
| Journal: |
|
INTEGRATION, the VLSI Journal |
| Details: |
|
Volume 29, Issue 2, pp. 101-116, September |
Year:
|
|
2000
|
|
» Genetic Algorithm for Minimization of fixed polarity Reed-Muller expressions
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Bernd Becker and Nicole Drechsler |
| Journal: |
|
IEE Proceedings Computers and Digital Techniques |
| Details: |
|
Volume 147, Number 5, September |
Year:
|
|
2000
|
|
» On the Computational Power of Linearly Transformed BDDs
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Wolfgang Günther, Rolf Drechsler |
| Journal: |
|
Information Processing Letters |
| Details: |
|
Volume 75, Nummer 3, pp. 119-125, August |
Year:
|
|
2000
|
|
» Fast Exact Minimization of BDDs
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Nicole Drechsler, Wolfgang Günther |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 19, Number 3, pp. 384-389, March |
Year:
|
|
2000
|
|
» Pseudo Kronecker Expressions for Symmetric Functions
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computers |
| Details: |
|
Volume 48, Number 9, pp. 987-990, September |
Year:
|
|
1999
|
|
» Testability of 2-Level AND/EXOR Circuits
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Harry Hengster, Horst Schäfer, Joachim Hartmann, Bernd Becker |
| Journal: |
|
Journal of Electronic Testing, Theory and Application (JETTA) |
| Details: |
|
Volume 14, Number 3, pp. 173-192, June |
Year:
|
|
1999
|
|
» BDD Minimization Using Symmetries
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Christoph Scholl, Dirk Möller, Paul Molitor, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |
|
Volume 18, Number 2, pp. 81-100, February |
Year:
|
|
1999
|
|
» On Variable Ordering and Decomposition Type Choice in OKFDDs
[Link to the Homepage of this journal]
|
|
|
|
|
|
Author:
|
|
Rolf Drechsler, Bernd Becker, Andrea Jahnke |
| Journal: |
|
IEEE Transactions on Computers |
| Details: |
|
Volume 47, Number 12, December |
Year:
|
|
1998
|
|
|
CONFERENCES |
|
» Improved SAT-based ATPG: More Constraints, Better Compaction
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Robert Wille, Rolf Drechsler |
| Conference: |
|
IEEE/ACM International Conference on Computer-Aided Design (ICCAD) |
Reference:
|
| San Jose, USA, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» A Compact and Efficient SAT Encoding for Quantum Circuits
|
|
|
|
Author:
|
|
Robert Wille, Nils Przigoda, Rolf Drechsler |
| Conference: |
|
IEEE Africon |
Reference:
|
| Mauritius, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» Exploiting Reversibility in the Complete Simulation of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Simon Stelter, Rolf Drechsler |
| Conference: |
|
IEEE Africon |
Reference:
|
| Mauritius, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» Cone of Influence Analysis at the Electronic System Level Using Machine Learning
|
|
|
|
Author:
|
|
Jannis Stoppe, Robert Wille, Rolf Drechsler |
| Conference: |
|
Euromicro Conference on Digital System Design (DSD) |
Reference:
|
| Santander, Spain, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» Minimal Stimuli Generation in Simulation-based Verification
|
|
|
|
Author:
|
|
Shuo Yang, Robert Wille, Daniel Große and Rolf Drechsler |
| Conference: |
|
Euromicro Conference on Digital System Design (DSD) |
Reference:
|
| Santander, Spain, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» The SyReC Hardware Description Language:
Enabling Scalable Synthesis of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Conference: |
|
International Midwest Symposium on Circuits and Systems (MWSCAS) |
Reference:
|
| Columbus, USA, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» Incorporating User Preferences in Many-Objective Optimization using Relation Epsilon-Preferred
|
|
|
|
Author:
|
|
Nicole Drechsler, André Sülflow, Rolf Drechsler |
| Conference: |
|
International Conference on Evolutionary Computation Theory and Applications (ECTA) |
Reference:
|
| Vilamoura, Portugal, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» Data Extraction from SystemC Designs using Debug Symbols and the SystemC API
|
|
|
|
Author:
|
|
Jannis Stoppe, Robert Wille, Rolf Drechsler |
| Conference: |
|
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) |
Reference:
|
| Natal, Brazil, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» On the “Q” in QMDDs: Efficient Representation of Quantum Functionality in the QMDD Data-structure
|
|
|
|
Author:
|
|
Philipp Niemann, Robert Wille, Rolf Drechsler |
| Conference: |
|
Reversible Computation |
Reference:
|
| Victoria, Canada, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Exploiting Negative Control Lines in the Optimization of Reversible Circuits
|
|
|
|
Author:
|
|
Kamalika Datta, Gaurav Rathi, Robert Wille, Indranil Sengupta, Hafizur Rahaman, Rolf Drechsler |
| Conference: |
|
Reversible Computation |
Reference:
|
| Victoria, Canada, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reversible Circuit Synthesis of Symmetric Functions Using a Simple Regular Structure
|
|
|
|
Author:
|
|
Arighna Deb, Debesh Kumar Das, Hafizur Rahaman, Bhargab B. Bhattacharya, Robert Wille, Rolf Drechsler |
| Conference: |
|
Reversible Computation |
Reference:
|
| Victoria, Canada, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reducing the Depth of Quantum Circuits Using Additional Lines
|
|
|
|
Author:
|
|
Nabila Abdessaied, Robert Wille, Mathias Soeken, Rolf Drechsler |
| Conference: |
|
Reversible Computation |
Reference:
|
| Victoria, Canada, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Hardware-Software Co-Visualization: Developing Systems in the Holodeck
|
|
|
|
Author:
|
|
Rolf Drechsler, Mathias Soeken |
| Conference: |
|
16th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Reference:
|
| Karlovy Vary, Czech Republic, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Verifying SystemC using an Intermediate Verification Language and Symbolic Simulation
|
|
|
|
Author:
|
|
Hoang M. Le, Daniel Große, Vladimir Herdt, Rolf Drechsler |
| Conference: |
|
Design Automation Conference (DAC) |
Reference:
|
| Austin, Texas, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Fault Ordering for Automatic Test Pattern Generation of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Hongyan Zhang, Rolf Drechsler |
| Conference: |
|
43rd International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| Toyama, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Debugging of Reversible Circuits using πDDs
|
|
|
|
Author:
|
|
Laura Tague, Mathias Soeken, Shin-ichi Minato, Rolf Drechsler |
| Conference: |
|
43rd International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| Toyama, 2013
| Hyperlink:
|
| [To the Site of this Conference]
|
» Exact Template Matching Using Boolean Satisfiability
|
|
|
|
Author:
|
|
Nabila Abdessaied, Mathias Soeken, Robert Wille, Rolf Drechsler |
| Conference: |
|
43rd International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| Toyama, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Synchronized Debugging across Different Abstraction Levels in System Design
|
|
|
|
Author:
|
|
Rolf Drechsler, Daniel Große, Hoang M. Le, André Sülflow |
| Conference: |
|
embedded world Conference 2013 |
Reference:
|
| Nürnberg, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Scalable Fault Localization for SystemC TLM Designs
|
|
|
|
Author:
|
|
Hoang M. Le, Daniel Große, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE'13) |
Reference:
|
| pp. 35-38, Grenoble, France, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Determining Relevant Model Elements for the Verification of UML/OCL Specifications
|
|
|
|
Author:
|
|
Julia Seiter, Robert Wille, Mathias Soeken, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| Grenoble, France, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Towards a Generic Verification Methodology for System Models
|
|
|
|
Author:
|
|
Robert Wille, Martin Gogolla, Mathias Soeken, Mirco Kuhlmann, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| Grenoble, France, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Improving the Mapping of Reversible Circuits to Quantum Circuits Using Multiple Target Lines
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Christian Otterstedt, Rolf Drechsler |
| Conference: |
|
Asia and South Pacific Design Automation Conference (ASP-DAC) |
Reference:
|
| Yokohama, Japan, 2013
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» An Evolutionary Approach to Reversible Logic Synthesis using Output Permutation
|
|
|
|
Author:
|
|
Kamalika Datta, Indranil Sen Gupta, Hafizur Rahaman, Rolf Drechsler |
| Conference: |
|
IEEE Design and Test Symposium 2012 (IDT) |
Reference:
|
| Doha, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Towards Dialog Systems for Assisted Natural Language Processing in the Design of Embedded Systems
|
|
|
|
Author:
|
|
Rolf Drechsler, Mathias Soeken, Robert Wille |
| Conference: |
|
IEEE Design and Test Symposium 2012 (IDT) |
Reference:
|
| Doha, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Synthesis of Reversible Circuits Using Decision Diagrams
|
|
|
|
Author:
|
|
Rolf Drechsler, Robert Wille |
| Conference: |
|
International Symposium on Electronic System Design (ISED) |
Reference:
|
| Kolkata, WB, India, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» SyDe - a New Graduate School for
System Design in an Excellent Setting
|
|
|
|
Author:
|
|
Ulrich Kühne, Rolf Drechsler |
| Conference: |
|
Informatics Europe (ECSS) |
Reference:
|
| Barcelona, 2012
| Hyperlink:
|
| [To the Site of this Conference]
|
» From Requirements and Scenarios to ESL Design in SystemC
|
|
|
|
Author:
|
|
Hoang M. Le, Daniel Große, Rolf Drechsler |
| Conference: |
|
International Symposium on Electronic System Design (ISED) |
Reference:
|
| Kolkata, WB, India, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» FoREnSiC - An Automatic Debugging Environment for C Programs
|
|
|
|
Author:
|
|
Roderick Bloem, Rolf Drechsler, Görschwin Fey, Alexander Finder, Georg Hofferek, Robert Könighofer, Jaan Raik, Urmas Repinski, André Sülflow
|
| Conference: |
|
Haifa Verification Conference (HVC) |
Reference:
|
| Haifa, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» The System Verification Methodology for
Advanced TLM Verification
|
|
|
|
Author:
|
|
Marcio F. S. Oliveira, Christoph Kuznik, Wolfgang Mueller, Finn Haedicke, Hoang M. Le, Daniel Große, Rolf Drechsler, Wolfgang Ecker, Volkan Esen |
| Conference: |
|
International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) |
Reference:
|
| pp. 313-322, Tampere, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Complete and Effective Robustness Checking by Means of Interpolation
|
|
|
|
Author:
|
|
Stefan Frehse, Görschwin Fey, Eli Arbel, Karen Yorav and Rolf Drechsler |
| Conference: |
|
Formal Methods in Computer-Aided Design (FMCAD'12) |
Reference:
|
| Cambridge, UK, 2012, page 82-90
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Completeness-Driven Development
|
|
|
|
Author:
|
|
Rolf Drechsler, Melanie Diepenbeck, Daniel Große, Ulrich Kühne, Hoang M. Le, Julia Seiter, Mathias Soeken, Robert Wille |
| Conference: |
|
International Conference on Graph Transformation |
Reference:
|
| pp. 38-50, Bremen, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» CRAVE: An Advanced Constrained RAndom Verification Environment for SystemC
|
|
|
|
Author:
|
|
Finn Haedicke, Hoang M. Le, Daniel Große, Rolf Drechsler |
| Conference: |
|
International Symposium on System-on-Chip (SoC) |
Reference:
|
| pp. 1-7, Tampere, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Localizing Features of ESL Models for Design Understanding
|
|
|
|
Author:
|
|
Marc Michael, Daniel Große, Rolf Drechsler |
| Conference: |
|
Forum on specification & Design Languages (FDL) |
Reference:
|
| Vienna, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Formal Specification Level: Towards Verification-driven Design Based on Natural Language Processing
|
|
|
|
Author:
|
|
Rolf Drechsler, Mathias Soeken, Robert Wille |
| Conference: |
|
Forum on specification & Design Languages (FDL) |
Reference:
|
| pp. 53-58, Vienna, Austria, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Circuit Line Minimization in the HDL-based Synthesis of Reversible Logic
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Eleonora Schönborn, Rolf Drechsler |
| Conference: |
|
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) |
Reference:
|
| pp. 213-218, Amherst, USA, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Coverage-driven Stimuli Generation
|
|
|
|
Author:
|
|
Shuo Yang, Robert Wille, Daniel Große, Rolf Drechsler |
| Conference: |
|
15th Euromicro Conference on Digital System Design (DSD) |
Reference:
|
| Izmir, Turkey, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reversible Circuits: Recent Accomplishments and Future Challenges for an Emerging Technology
|
|
|
|
Author:
|
|
Rolf Drechsler, Robert Wille |
| Conference: |
|
International Symposium on VLSI Design and Test (VDAT) |
Reference:
|
| Shibpur, India, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Assisted Behavior Driven Development Using Natural Language Processing
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler |
| Conference: |
|
50th International Conference on Objects, Models, Components, Patterns (TOOLS) |
Reference:
|
| pp. 269-287, Prague, Czech Republic, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» A New SAT-based ATPG for Generating Highly Compacted Test Sets
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Rene Krenz-Baath, Andreas Glowatz, Friedrich Hapke, Rolf Drechsler |
| Conference: |
|
15th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Reference:
|
| pp. 230-235, Tallinn, Estonia, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Optimizing the Mapping of Reversible Circuits to Four-Valued Quantum Gate Circuits
|
|
|
|
Author:
|
|
Mathias Soeken, Zahra Sasanian, Robert Wille, D. Michael Miller, Rolf Drechsler |
| Conference: |
|
42nd International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| 2012, Victoria
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» A Synthesis Flow for Sequential Reversible Circuits
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Christian Otterstedt, Rolf Drechsler |
| Conference: |
|
42nd International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| 2012, Victoria
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Exact Synthesis of Toffoli Gate Circuits with Negative Control Lines
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Nils Przigoda, Rolf Drechsler |
| Conference: |
|
42nd International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| Victoria, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Automatic Design of Low-Power Encoders Using Reversible Circuit Synthesis
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler, Christof Oswald, Alberto Garcia-Ortiz |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| Dresden, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» A Guiding Coverage Metric for Formal Verification
|
|
|
|
Author:
|
|
Finn Haedicke, Daniel Große, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| Dresden, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Eliminating Invariants in UML/OCL Models
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler
|
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1142-1145, Dresden, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Debugging of Inconsistent UML/OCL Models
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Rolf Drechsler
|
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1078-1083, Dresden, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Synthesis of Reversible Circuits with Minimal Lines for Large Functions
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Christoph Hilken, Nils Przigoda, Rolf Drechsler |
| Conference: |
|
Asia and South Pacific Design Automation Conference (ASP-DAC) |
Reference:
|
| pp. 85-92, Sydney, 2012
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Improved Fault Diagnosis for Reversible Circuits
|
|
|
|
Author:
|
|
Hongyan Zhang, Robert Wille, Rolf Drechsler |
| Conference: |
|
Asian Test Symposium (ATS) |
Reference:
|
| New Delhi, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Hochoptimierter Ablauf zur Robustheitsprüfung
|
|
|
|
Author:
|
|
Stefan Frehse, Finn Haedicke, Melanie Diepenbeck, Görschwin Fey, Rolf Drechsler |
| Conference: |
|
GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf (ZUE) |
Reference:
|
| Hamburg-Harburg, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Analyzing Dependability Measures at the Electronic System Level
|
|
|
|
Author:
|
|
Marc Michael, Daniel Große, Rolf Drechsler |
| Conference: |
|
Forum on specification & Design Languages (FDL) |
Reference:
|
| pp. 1-8, Oldenburg, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Efficient Realization of Control Logic in Reversible Circuits
|
|
|
|
Author:
|
|
Sebastian Offermann, Robert Wille, Rolf Drechsler |
| Conference: |
|
Forum on specification & Design Languages (FDL) |
Reference:
|
| Oldenburg, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Determining Minimal Testsets for Reversible Circuits Using Boolean Satisfiability
|
|
|
|
Author:
|
|
Hongyan Zhang, Stefan Frehse, Robert Wille, Rolf Drechsler |
| Conference: |
|
10th IEEE Africon |
Reference:
|
| Livingstone, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» VisSAT: Visualization of SAT Solver Internals for Computer Aided Hardware Verification
|
|
|
|
Author:
|
|
Robert Wille, André Sülflow, Rolf Drechsler |
| Conference: |
|
International Conference on Modeling, Simulation and Visualization Methods (MSV) |
Reference:
|
| pp. 36-39, Las Vegas, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» ATPG for Reversible Circuits Using Simulation,
Boolean Satisfiability, and Pseudo Boolean
Optimization
|
|
|
|
Author:
|
|
Robert Wille, Hongyan Zhang, Rolf Drechsler |
| Conference: |
|
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) |
Reference:
|
| pp. 120-125, Chennai, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Encoding OCL Data Types for SAT-based Verification of UML/OCL Models
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler |
| Conference: |
|
5th International Conference on Tests & Proofs (TAP) |
Reference:
|
| pp. 152-170, Zurich, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Automatic Property Generation for the Formal Verification of Bus Bridges
|
|
|
|
Author:
|
|
Mathias Soeken, Ulrich Kühne, Martin Freibothe, Görschwin Fey, Rolf Drechsler |
| Conference: |
|
14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Reference:
|
| pp. 417-422, Cottbus, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» TLM Protocol Compliance Checking at the Electronic System Level
|
|
|
|
Author:
|
|
Mohamed Bawadekji, Daniel Große, Rolf Drechsler |
| Conference: |
|
14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Reference:
|
| pp. 435-440, Cottbus, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Designing a RISC CPU in Reversible Logic
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Daniel Große, Eleonora Schönborn, Rolf Drechsler |
| Conference: |
|
41st International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 170-175, Tuusula, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» From Truth Tables to Programming Languages: Progress in the Design of Reversible Circuits
|
|
|
|
Author:
|
|
Rolf Drechsler, Robert Wille |
| Conference: |
|
41st International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 78-85, Tuusula, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Simulation-based Equivalence Checking between SystemC Models at different Levels of Abstraction
|
|
|
|
Author:
|
|
Daniel Große, Markus Groß, Ulrich Kühne, Rolf Drechsler |
| Conference: |
|
Great Lakes Symposium on VLSI (GLSVLSI) |
Reference:
|
| pp. 223-228, Lausanne, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Verifying Dynamic Aspects of UML Models
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1077-1082, Grenoble, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Determining the Minimal Number of Lines for Large Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Oliver Keszöcze, Rolf Drechsler
|
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1204-1207, Grenoble, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» As-Robust-As-Possible Test Generation in the Presence of Small Delay Defects using Pseudo-Boolean Optimization
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1291-1296, Grenoble, 2011
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Automatic Fault Localization for Programmable Logic Controllers
|
|
|
|
Author:
|
|
Andre Sülflow, Rolf Drechsler |
| Conference: |
|
Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT) |
Reference:
|
| pp. 247-256, Braunschweig, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Robust Algorithms for High Quality Test Pattern Generation Using Boolean Satisfiability
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Rolf Drechsler |
| Conference: |
|
International Test Conference (ITC) |
Reference:
|
| pp. 1-10, Austin, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Polynomial Datapath Optimization using Constraint Solving and Formal Modelling
|
|
|
|
Author:
|
|
Finn Haedicke, Bijan Alizadeh, Görschwin Fey, Masahiro Fujita, Rolf Drechsler |
| Conference: |
|
IEEE/ACM International Conference on Computer Aided Design (ICCAD) |
Reference:
|
| San Jose, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» SyReC: A Programming Language for Synthesis of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Sebastian Offermann, Rolf Drechsler |
| Conference: |
|
Forum on specification & Design Languages (FDL) |
Reference:
|
| pp. 184-189, Southampton, 2010
Received Best Paper Award
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Proving Transaction and System-level Properties of Untimed SystemC TLM Designs
|
|
|
|
Author:
|
|
Daniel Große, Hoang M. Le, Rolf Drechsler |
| Conference: |
|
International Conference on
Formal Methods and Models for Codesign (MEMOCODE) |
Reference:
|
| pp. 113-122, Grenoble, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» RobuCheck: A Robustness Checker for Digital Circuits
|
|
|
|
Author:
|
|
Stefan Frehse, Görschwin Fey, Andre Sülflow and Rolf Drechsler
|
| Conference: |
|
Euromicro Conference on Digital System Design (DSD) |
Reference:
|
| pp. 226-231, Lille, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reducing the Number of Lines in Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Rolf Drechsler |
| Conference: |
|
Design Automation Conference (DAC) |
Reference:
|
| pp. 647-652, Anaheim, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Synthesizing Multiplier in Reversible Logic
|
|
|
|
Author:
|
|
Sebastian Offermann, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
| Conference: |
|
13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Reference:
|
| pp. 335-340, Vienna, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Window Optimization of Reversible and Quantum Circuits
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
| Conference: |
|
13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Reference:
|
| pp. 431-435, Vienna, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» A Better-Than-Worst-Case Robustness Measure
|
|
|
|
Author:
|
|
Stefan Frehse, Görschwin Fey, Rolf Drechsler |
| Conference: |
|
13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Reference:
|
| pp. 78-83, Vienna, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Enhancing Debugging of Multiple Missing Control Errors in Reversible Logic
|
|
|
|
Author:
|
|
Jean Christoph Jung, Stefan Frehse, Robert Wille, Rolf Drechsler
|
| Conference: |
|
Great Lakes Symposium on VLSI (GLSVLSI) |
Reference:
|
| pp. 465-470, Rhode Island, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Improving CNF Representations in SAT-based ATPG for Industrial Circuits using BDDs
|
|
|
|
Author:
|
|
Daniel Tille, Stephan Eggersglüß, René Krenz-Bååth, Juergen Schloeffel, Rolf Drechsler |
| Conference: |
|
15th IEEE European Test Symposium (ETS) |
Reference:
|
| pp. 176-181, Prag, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» An Evolutionary Algorithm for Optimization of Pseudo Kronecker Expressions
|
|
|
|
Author:
|
|
Alexander Finder, Rolf Drechsler |
| Conference: |
|
40th International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 150-155, Barcelona, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Efficient Simulation-based Debugging of Reversible Logic
|
|
|
|
Author:
|
|
Stefan Frehse, Robert Wille, Rolf Drechsler |
| Conference: |
|
40th International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 156-161, Barcelona, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reducing Reversible Circuit Cost by Adding Lines
|
|
|
|
Author:
|
|
D. Michael Miller, Robert Wille, Rolf Drechsler |
| Conference: |
|
40th International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 217-222, Barcelona, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Efficient Test Generation with Maximal Crosstalk-Induced Noise using Unconstrained Aggressor Excitation
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Daniel Tille, Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Circuits and Systems (ISCAS) |
Reference:
|
| pp. 649-652, Paris, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Using QBF to Increase Accuracy of SAT-Based Debugging
|
|
|
|
Author:
|
|
Andre Sülflow, Görschwin Fey, Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Circuits and Systems (ISCAS) |
Reference:
|
| pp.641-644, Paris, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Verifying UML/OCL Models Using Boolean Satisfiability
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Mirco Kuhlmann, Martin Gogolla, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1341-1344, Dresden, 2010
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Timing Arc Based Logic Analysis for False Noise Reduction
|
|
|
|
Author:
|
|
Murthy Palla, Jens Bargfrede, Stephan Eggersglüß, Walter Anheier, Rolf Drechsler |
| Conference: |
|
IEEE/ACM International Conference on Computer Aided Design (ICCAD) |
Reference:
|
| pp. 225-230, San Jose, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Anwendungsbezogene Analyse der Robustheit von Digitalen Schaltungen
|
|
|
|
Author:
|
|
Andre Sülflow, Stefan Frehse, Görschwin Fey, Rolf Drechsler |
| Conference: |
|
GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf (ZUE) |
Reference:
|
| pp. 45-52, Stuttgart, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Structural Heuristics for SAT-based ATPG
|
|
|
|
Author:
|
|
Daniel Tille, Stephan Eggersglüß, Hoang M. Le, Rolf Drechsler |
| Conference: |
|
17th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2009) |
Reference:
|
| pp. 77-82, Florianópolis, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Speeding up SAT-based ATPG using Dynamic Clause Activation
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Daniel Tille, Rolf Drechsler |
| Conference: |
|
18th Asian Test Symposium (ATS'09) |
Reference:
|
| pp. 177-182, Taichung, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Automatic Debugging of System-on-a-Chip Designs
|
|
|
|
Author:
|
|
Frank Rogin, Rolf Drechsler, Steffen Rülke |
| Conference: |
|
IEEE International SOC Conference (SOCC) |
Reference:
|
| Belfast, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» SMT-based Stimuli Generation in the SystemC Verification Library
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Finn Haedicke, Rolf Drechsler |
| Conference: |
|
Forum on specification & Design Languages (FDL) |
Reference:
|
| pp. 1-6, Sophia Antipolis, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Robustness Check for Multiple Faults using Formal Techniques
|
|
|
|
Author:
|
|
Stefan Frehse, Görschwin Fey, André Sülflow, Rolf Drechsler |
| Conference: |
|
Euromicro Conference on Digital System Design (DSD) |
Reference:
|
| pp. 85-90, Patras, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» BDD-based Synthesis of Reversible Logic for Large Functions
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Conference: |
|
Design Automation Conference (DAC) |
Reference:
|
| pp. 270-275, San Francisco, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Computing Bounds for Fault Tolerance using Formal Techniques
|
|
|
|
Author:
|
|
Görschwin Fey, Andre Sülflow, Rolf Drechsler |
| Conference: |
|
Design Automation Conference (DAC) |
Reference:
|
| pp. 190-195, San Francisco, USA, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» WoLFram - A Word Level Framework for Formal Verification
|
|
|
|
Author:
|
|
Andre Sülflow, Ulrich Kühne, Görschwin Fey, Daniel Große, Rolf Drechsler |
| Conference: |
|
IEEE/IFIP International Symposium on Rapid System Prototyping (RSP) |
Reference:
|
| pp. 11-17, Paris, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» A Fast Untestability Proof for SAT-based ATPG
|
|
|
|
Author:
|
|
Daniel Tille, Rolf Drechsler |
| Conference: |
|
12th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems |
Reference:
|
| pp. 38-43, Liberec, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Increasing Robustness of SAT-based Delay Test Generation using Efficient Dynamic Learning Techniques
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Rolf Drechsler |
| Conference: |
|
14th IEEE European Test Symposium (ETS) |
Reference:
|
| pp. 81-86, Sevilla, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Contradictory Antecedent Debugging in Bounded Model Checking
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Ulrich Kühne, Rolf Drechsler |
| Conference: |
|
Great Lakes Symposium on VLSI (GLSVLSI) |
Reference:
|
| pp. 173-176, Boston, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Evaluation of Cardinality Constraints on SMT-based Debugging
|
|
|
|
Author:
|
|
Andre Sülflow, Robert Wille, Görschwin Fey, Rolf Drechsler |
| Conference: |
|
39th International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 298-303, Naha, Okinawa, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Equivalence Checking of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, D. Michael Miller, Rolf Drechsler |
| Conference: |
|
39th International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| pp. 324-330, Naha, Okinawa, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Approximate BDD Minimization by Weighted A*
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Circuits and Systems (ISCAS'09) |
Reference:
|
| Taipei, 2009
| Hyperlink:
|
| [To the Site of this Conference]
|
» Overcoming Limitations of the SystemC Data Introspection
|
|
|
|
Author:
|
|
Christian Genz, Rolf Drechsler |
| Conference: |
|
Design Automation and Test in Europe (DATE)
|
Reference:
|
| pp. 590-593, Nice, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Property Analysis and Design Understanding
|
|
|
|
Author:
|
|
Ulrich Kühne, Daniel Große, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE)
|
Reference:
|
| pp. 1246-1249, Nice, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Debugging of Toffoli Networks
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Stefan Frehse, Gerhard W. Dueck, Rolf Drechsler
|
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1284-1289, Nice, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Increasing the Accuracy of SAT-based Debugging
|
|
|
|
Author:
|
|
Andre Sülflow, Görschwin Fey, Cécile Braunstein, Ulrich Kühne, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1326-1332, Nice, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reversible Logic Synthesis with Output Permutation
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Gerhard W. Dueck, Rolf Drechsler |
| Conference: |
|
22nd International Conference on VLSI Design |
Reference:
|
| pp. 189-194, New Delhi, 2009
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Formaler Nachweis der Fehlertoleranz von Schaltkreisen
|
|
|
|
Author:
|
|
Görschwin Fey, Andre Sülflow, Stefan Frehse, Ulrich Kühne, Rolf Drechsler |
| Conference: |
|
GMM/GI/ITG-Fachtagung: Zuverlässigkeit und Entwurf (ZuE 2008) |
Reference:
|
| pp. 75-82, Ingolstadt, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Verification of PLC Programs using Formal Proof Techniques
|
|
|
|
Author:
|
|
Andre Sülflow, Rolf Drechsler |
| Conference: |
|
Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT 2008) |
Reference:
|
| pp. 43-50, Budapest, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Efficient Formal Verification of Track Vacancy Detection Sections
|
|
|
|
Author:
|
|
Sebastian Kinder und Rolf Drechsler |
| Conference: |
|
Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT 2008)
|
Reference:
|
| pp. 233-240, Budapest, 2008
| Hyperlink:
|
| [To the Site of this Conference]
|
» Identifying a Subset of System Verilog Assertions for Efficient Bounded Model Checking
|
|
|
|
Author:
|
|
Robert Wille, Görschwin Fey, Marc Messing, Gerhard
Angst, Lothar Linhard, Rolf Drechsler |
| Conference: |
|
Euromicro Conference on Digital System Design (DSD) |
Reference:
|
| pp. 542-549, Parma, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Contradiction Analysis for Constraint-based Random Simulation
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Robert Siegmund, Rolf Drechsler |
| Conference: |
|
Forum on specification & Design Languages (FDL) |
Reference:
|
| pp. 130-135, Stuttgart, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Using Higher Levels of Abstraction for Solving Optimization Problems by Boolean Satisfiability
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Mathias Soeken, Rolf Drechsler |
| Conference: |
|
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) |
Reference:
|
| pp. 411-416, Montpellier, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» RevLib: An Online Resource for
Reversible Functions and Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Lisa Teuber, Gerhard W. Dueck, Rolf Drechsler |
| Conference: |
|
38th International Symposium on Multiple-Valued Logic 2008 (ISMVL '08) |
Reference:
|
| pp. 220-225, Dallas, 2008
RevLib is available at www.revlib.org
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Exact Synthesis of Elementary Quantum Gate
Circuits for Reversible Functions with Don’t Cares
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Gerhard W. Dueck, Rolf Drechsler |
| Conference: |
|
38th International Symposium on Multiple-Valued Logic 2008 (ISMVL '08) |
Reference:
|
| pp. 214-219, Dallas, 2008
Received IEEE Young Researcher Award
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» On the Influence of Boolean Encodings in SAT-based ATPG for Path Delay Faults
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Rolf Drechsler |
| Conference: |
|
38th International Symposium on Multiple-Valued Logic 2008 (ISMVL '08) |
Reference:
|
| pp. 94-99, Dallas, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Using Unsatisfiable Cores to Debug Multiple Design Errors
|
|
|
|
Author:
|
|
Andre Sülflow, Görschwin Fey, Roderick Bloem, Rolf Drechsler |
| Conference: |
|
IEEE Great Lakes Symposium on VLSI (GLSVLSI'08) |
Reference:
|
| pp. 77-82, Orlando, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Process Variations Aware Robust on-Chip Bus Architecture Synthesis for MPSoCs
|
|
|
|
Author:
|
|
Sujan Pandey, Rolf Drechsler, Tudor Murgan, Manfred Glesner |
| Conference: |
|
IEEE International Symposium on Circuits and Systems (ISCAS'08) |
Reference:
|
| Seattle, 2008
| Hyperlink:
|
| [To the Site of this Conference]
|
» A Basis for Formal Robustness Checking
|
|
|
|
Author:
|
|
Görschwin Fey, Rolf Drechsler
|
| Conference: |
|
International Symposium on Quality of Electronic Design (ISQED) |
Reference:
|
| San Jose, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Adaptive Branch and Bound using SAT to Estimate False Crosstalk
|
|
|
|
Author:
|
|
Murthy Palla, Jens Bargfrede, Klaus Koch, Walter Anheier, Rolf Drechsler
|
| Conference: |
|
International Symposium on Quality of Electronic Design (ISQED) |
Reference:
|
| San Jose, 2008
| Hyperlink:
|
| [To the Site of this Conference]
|
» Automatic Generation of Complex Properties for Hardware Designs
|
|
|
|
Author:
|
|
Frank Rogin, Thomas Klotz, Görschwin Fey, Rolf Drechsler Steffen Rülke |
| Conference: |
|
Design, Automation, and Test in Europe (DATE) |
Reference:
|
| Munich, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Slack Allocation Based Co-Synthesis and Optimization of Bus and Memory Architectures for MPSoCs
|
|
|
|
Author:
|
|
Sujan Pandey, Rolf Drechsler |
| Conference: |
|
Design, Automation, and Test in Europe (DATE) |
Reference:
|
| Munich, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Robust On-Chip Bus architecture Synthesis for MPSoCs Under Random Tasks Arrival
|
|
|
|
Author:
|
|
Sujan Pandey, Rolf Drechsler |
| Conference: |
|
13th Asia and South Pacific Design Automation Conference, (ASP-DAC 2008) |
Reference:
|
| Seoul, 2008
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» SWORD: A SAT like Prover Using Word Level Information
|
|
|
|
Author:
|
|
Robert Wille, Görschwin Fey, Daniel Große, Stephan Eggersglüß, Rolf Drechsler |
| Conference: |
|
IFIP International Conference on Very Large Scale Integration (IFIP VLSI-SOC) |
Reference:
|
| pp. 88-93, Atlanta, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Co-Synthesis of Custom On-Chip Bus and Memory for
MPSoC Architectures
|
|
|
|
Author:
|
|
Sujan Pandey, Christian Genz, Rolf Drechsler |
| Conference: |
|
IFIP International Conference on Very Large Scale Integration Systems and Systems on Chip (VLSI-SoC) |
Reference:
|
| pp. 304-307, Atlanta, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Improving Test Pattern Compactness in SAT-based ATPG
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Rolf Drechsler |
| Conference: |
|
16th Asian Test Symposium (ATS’07) |
Reference:
|
| pp. 445-450, Beijing, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» An Integrated SystemC Debugging Environment
|
|
|
|
Author:
|
|
Frank Rogin, Christian Genz, Rolf Drechsler, Steffen Rülke |
| Conference: |
|
Forum on Specification & Design Languages (FDL) |
Reference:
|
| pp. 140-145, Barcelona, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Measuring the Quality of a SystemC Testbench by using Code Coverage Technqiues
|
|
|
|
Author:
|
|
Daniel Große, Hernan Peraza, Wolfgang Klingauf, Rolf Drechsler |
| Conference: |
|
Forum on specification & Design Languages (FDL) |
Reference:
|
| pp. 146-151, Barcelona, 2007
Received Best Paper Award
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Proving Completeness of Properties in Formal Verification of Counting Heads for Railways
|
|
|
|
Author:
|
|
Sebastian Kinder and Rolf Drechsler |
| Conference: |
|
Euromicro Conference on Digital System Design (DSD)
Architectures, Methods and Tools |
Reference:
|
| Lübeck, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» On the Construction of Small Fully Testable Circuits with Low Depth
|
|
|
|
Author:
|
|
Görschwin Fey, Anna Bernasconi, Valentina Ciriani, Rolf Drechsler |
| Conference: |
|
Euromicro Conference on Digital System Design (DSD)
Architectures, Methods and Tools |
Reference:
|
| Lübeck, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Hardware Project Management - What we Can Learn from the Software Development Process for Hardware Design?
|
|
|
|
Author:
|
|
Rolf Drechsler, Andreas Breiter |
| Conference: |
|
2nd International Conference on Software and Data Technologies |
Reference:
|
| Barcelona, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Combining Multi-Valued Logics in SAT-based ATPG for Path Delay Faults
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Görschwin Fey, Rolf Drechsler, Andreas Glowatz, Friedrich Hapke, Juergen Schloeffel |
| Conference: |
|
Fifth ACM-IEEE International Conference on
Formal Methods and Models for Codesign (MEMOCODE'2007) |
Reference:
|
| pp. 181-187, Nice, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Improving the Quality of Bounded Model Checking by Means of Coverage Estimation
|
|
|
|
Author:
|
|
Ulrich Kühne, Daniel Große, Rolf Drechsler |
| Conference: |
|
IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07) |
Reference:
|
| pp. 165-170, Porto Alegre, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Modeling a Fully Scalable Reed-Solomon Encoder/Decoder over GF(p^m) in SystemC
|
|
|
|
Author:
|
|
Andre Sülflow, Rolf Drechsler |
| Conference: |
|
37th International Symposium on Multiple-Valued Logic 2007 (ISMVL '07) |
Reference:
|
| pp. 42, Oslo, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Evaluation of Toggle Coverage for MVL Circuits Specified in the SystemVerilog HDL
|
|
|
|
Author:
|
|
Mahsan Amoui, Daniel Große, Mitchell A. Thornton, Rolf Drechsler |
| Conference: |
|
37th International Symposium on Multiple-Valued Logic 2007 (ISMVL '07) |
Reference:
|
| Oslo, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Experimental Studies on SAT-based ATPG for Gate Delay Faults
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Daniel Tille, Görschwin Fey, Rolf Drechsler, Andreas Glowatz, Friedrich Hapke, Jürgen Schlöffel |
| Conference: |
|
37th International Symposium on Multiple-Valued Logic 2007 (ISMVL '07) |
Reference:
|
| Oslo, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Visualization of SystemC Designs
|
|
|
|
Author:
|
|
Christian Genz, Rolf Drechsler, Gerhard Angst, Lothar Linhard |
| Conference: |
|
IEEE International Symposium on Circuits and Systems (ISCAS) |
Reference:
|
| pp. 413-416,
New Orleans, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» SAT-based ATPG for Path Delay Faults in Sequential Circuits
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Görschwin Fey, Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Circuits and Systems (ISCAS'07) |
Reference:
|
| pp. 3671-3674, New Orleans, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Improvements for Constraint Solving in the SystemC Verification Library
|
|
|
|
Author:
|
|
Daniel Große, Rüdiger Ebendt, Rolf Drechsler |
| Conference: |
|
Great Lakes Symposium on VLSI (GLSVLSI) |
Reference:
|
| pp. 493-496, Stresa, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Exact SAT-based Toffoli Network Synthesis
|
|
|
|
Author:
|
|
Daniel Große, Xiaobo Chen, Gerhard W. Dueck, Rolf Drechsler |
| Conference: |
|
Great Lakes Symposium on VLSI (GLSVLSI) |
Reference:
|
| pp. 96-101, Stresa, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Ein formaler Ansatz zum Robustheitsnachweis
|
|
|
|
Author:
|
|
Görschwin Fey, Rolf Drechsler |
| Conference: |
|
Zuverlässigkeit und Entwurf |
Reference:
|
| München, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Robust Multi-Objective Optimization in High Dimensional Spaces
|
|
|
|
Author:
|
|
André Sülflow, Nicole Drechsler, Rolf Drechsler |
| Conference: |
|
Fourth International Conference on Evolutionary Multi-Criterion Optimization |
Reference:
|
| pp. 715-726, Matsushima, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Estimating Functional Coverage in Bounded Model Checking
|
|
|
|
Author:
|
|
Daniel Große, Ulrich Kühne, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1176-1181, Nice, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Modeling and Formal Verification of Counting Heads for Railways
|
|
|
|
Author:
|
|
Sebastian Kinder, Rolf Drechsler |
| Conference: |
|
Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT 2007) |
Reference:
|
| Braunschweig, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reusing Learned Information in SAT-based ATPG
|
|
|
|
Author:
|
|
Görschwin Fey, Tim Warode, Rolf Drechsler |
| Conference: |
|
20th International Conference on VLSI Design |
Reference:
|
| Bangalore, 2007
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Automatic Fault Localization for Property Checking
|
|
|
|
Author:
|
|
Stefan Staber, Görschwin Fey, Roderick Bloem, Rolf Drechsler |
| Conference: |
|
Haifa Verification Conference |
Reference:
|
| Haifa, 2006
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Technical Documentation of Software and Hardware
in Embedded Systems
|
|
|
|
Author:
|
|
Beate Muranko, Rolf Drechsler |
| Conference: |
|
IFIP International Conference on Very Large Scale Integration (IFIP VLSI-SOC 2006) |
Reference:
|
| Nice, France 2006
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» A Framework for Quasi-Exact Optimization using Relaxed Best-First Search
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Rolf Drechsler |
| Conference: |
|
29th Annual German Conference on Artificial Intelligence (KI'06) |
Reference:
|
| Bremen, 2006
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» HW/SW Co-Verification of Embedded Systems using Bounded Model Checking
|
|
|
|
Author:
|
|
Daniel Große, Ulrich Kühne, Rolf Drechsler |
| Conference: |
|
Great Lakes Symposium on VLSI (GLSVLSI) |
Reference:
|
| pp. 43-48, Philadelphia, 2006
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Efficiency of Multiple-Valued Encoding in SAT-based ATPG
|
|
|
|
Author:
|
|
Görschwin Fey, Junhao Shi, Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Multiple-Valued Logic (ISMVL '06) |
Reference:
|
| Singapore, 2006
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Integrating Observability Don't Cares in All-Solution SAT Solvers
|
|
|
|
Author:
|
|
Sean Safarpour, Andreas Veneris, Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Circuits and Systems (ISCAS'06) |
Reference:
|
| Kos, 2006
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» On the Sensitivity of BDDs with Respect to Path-Related Objective Functions
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Circuits and Systems (ISCAS'06) |
Reference:
|
| Kos, 2006
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» System Exploration of SystemC Designs
|
|
|
|
Author:
|
|
Christian Genz, Rolf Drechsler |
| Conference: |
|
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) |
Reference:
|
| pp. 335-340, Karlsruhe, 2006
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» On the Relation Between Simulation-based and SAT-based Diagnosis
|
|
|
|
Author:
|
|
Görschwin Fey, Sean Safarpour, Andreas Veneris, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1139-1144, Munich, 2006
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Efficient Minimization of Fully Testable 2-SPP Networks
|
|
|
|
Author:
|
|
Anna Bernasconi, Valentina Ciriani, Rolf Drechsler, Tiziano Villa |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1300-1305, Munich, 2006
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Avoiding False Negatives in Formal Verification for Protocol-Driven Blocks
|
|
|
|
Author:
|
|
Görschwin Fey, Daniel Große, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| pp. 1225-1226, Munich, 2006
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» An Integrated Approach for Combining BDD and SAT Provers
|
|
|
|
Author:
|
|
Rolf Drechsler, Görschwin Fey, Sebastian Kinder |
| Conference: |
|
International Conference on VLSI Design |
Reference:
|
| Hyderabad, 2006
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Experimental Studies on SAT-based Test Pattern Generation for Industrial Circuits
|
|
|
|
Author:
|
|
Junhao Shi, Görschwin Fey, Rolf Drechsler, Andreas Glowatz, Jürgen Schlöffel, Friedrich Hapke |
| Conference: |
|
International Conference on ASIC (ASICON 2005)
|
Reference:
|
| pp. 967-970, Shanghai, 2005
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Post-Verification Debugging of Hierarchical Designs
|
|
|
|
Author:
|
|
Moayad Ali, Sean Safarpour, Andreas Veneris, Magdy Abadir, Rolf Drechsler |
| Conference: |
|
IEEE International Conference on Computer Aided Design (ICCAD'05) |
Reference:
|
| pp. 871-876, San Jose, 2005
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Exact BDD Minimization for Path-Related Objective Functions
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Rolf Drechsler |
| Conference: |
|
IFIP International Conference on Very Large Scale Integration (IFIP VLSI-SOC 2005) |
Reference:
|
| pp. 525-530, Perth, 2005
| Hyperlink:
|
| [To the Site of this Conference]
| PS:
|
| [view PS]
|
» Acceleration of SAT-based Iterative Property Checking
|
|
|
|
Author:
|
|
Daniel Große, Rolf Drechsler |
| Conference: |
|
Correct Hardware Design and Verification Methods (CHARME) |
Reference:
|
| pp. 349-353, Saarbrücken, 2005
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Quasi-Exact BDD Minimization using Relaxed Best-First Search
|
|
|
|
Author:
|
|
Rüdiger Ebendt and Rolf Drechsler |
| Conference: |
|
IEEE Annual Symposium on VLSI (ISVLSI '05) |
Reference:
|
| pp. 59-64, Tampa, Florida, 2005
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» PASSAT: Efficient SAT-based Test Pattern Generation
|
|
|
|
Author:
|
|
Junhao Shi, Görschwin Fey, Rolf Drechsler, Andreas Glowatz, Friedrich Hapke, Jürgen Schlöffel |
| Conference: |
|
IEEE Annual Symposium on VLSI (ISVLSI '05) |
Reference:
|
| pp.212-217, Tampa, Florida, 2005
| Hyperlink:
|
| [To the Site of this Conference]
| PS:
|
| [view PS]
|
» Controlling the Memory During Manipulation of Word-Level Decision Diagrams
|
|
|
|
Author:
|
|
Sebastian Kinder, Görschwin Fey, Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Multi-Valued Logic (ISMVL 2005) |
Reference:
|
| pp. 250-255, Calgary, 2005
| Hyperlink:
|
| [To the Site of this Conference]
| PS:
|
| [view PS]
|
» Utilizing Don't Care States in SAT-based Bounded Sequential Problems
|
|
|
|
Author:
|
|
Sean Safarpour, Görschwin Fey, Andreas Veneris, Rolf Drechsler |
| Conference: |
|
Great Lakes Symposium on VLSI (GLSVLSI'05) |
Reference:
|
| Chicago, 2005
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» CheckSyC: An Efficient Property Checker for RTL SystemC Designs
|
|
|
|
Author:
|
|
Daniel Große, Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Circuits and Systems (ISCAS'05) |
Reference:
|
| pp. 4167-4170, Kobe, 2005
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Bridging Fault Testability of BDD Circuits
|
|
|
|
Author:
|
|
Junhao Shi, Görschwin Fey, Rolf Drechsler |
| Conference: |
|
Asia and South Pacific Design Automation Conference 2005 (ASP-DAC 2005) |
Reference:
|
| pp. 188-191 Shanghai, 2005
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Lower Bounds for Dynamic BDD Reordering
|
|
|
|
Author:
|
|
Rüdiger Ebendt and Rolf Drechsler |
| Conference: |
|
Asia and South Pacific Design Automation Conference 2005 (ASP-DAC 2005) |
Reference:
|
| pp. 579-582, Shanghai, 2005
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Automated Verification For Train Control Systems
|
|
|
|
Author:
|
|
Jan Peleska, Daniel Große, Anne E. Haxthausen, Rolf Drechsler |
| Conference: |
|
Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT 2004) |
Reference:
|
| pp. 252-265, Braunschweig, 2004
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Debugging Sequential Circuits Using Boolean Satisfiability
|
|
|
|
Author:
|
|
Moayad Ali, Andreas Veneris, Sean Safarpour, Magdy Abadir, Rolf Drechsler, Alexander Smith |
| Conference: |
|
IEEE International Conference on Computer Aided Design (ICCAD'04) |
Reference:
|
| pp. 204-209, San Jose, 2004
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» BDD Circuit Optimization for Path Delay Fault Testability
|
|
|
|
Author:
|
|
Görschwin Fey, Junhao Shi, Rolf Drechsler |
| Conference: |
|
Euromicro Symposium on Digital System Design (DSD'2004) |
Reference:
|
| pp. 168-172, Rennes, 2004
| Hyperlink:
|
| [To the Site of this Conference]
| PS:
|
| [view PS]
|
» Checkers for SystemC Designs
|
|
|
|
Author:
|
|
Daniel Große, Rolf Drechsler |
| Conference: |
|
Second ACM & IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE'2004) |
Reference:
|
| pp. 171-178, San Diego, 2004
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Reduction of Sizes of Multiple-Valued Decision Diagrams by Copy Properties
|
|
|
|
Author:
|
|
Dragan Jankovic, Radomir Stankovic, Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Multi-Valued Logic (ISMVL'2004) |
Reference:
|
| pp. 229-234, Toronto, 2004
| Hyperlink:
|
| [To the Site of this Conference]
|
» Algorithms for Taylor Expansion Diagrams
|
|
|
|
Author:
|
|
Görschwin Fey, Rolf Drechsler, Maciej Ciesielski |
| Conference: |
|
IEEE International Symposium on Multi-Valued Logic (ISMVL'2004) |
Reference:
|
| pp. 235-240, Toronto, 2004
| Hyperlink:
|
| [To the Site of this Conference]
| PS:
|
| [view PS]
|
» Placement and Routing Optimization for Circuits Derived from BDDs
|
|
|
|
Author:
|
|
Thomas Eschbach, Rolf Drechsler, Bernd Becker |
| Conference: |
|
IEEE International Symposium on Circuits and Systems (ISCAS'04) |
Reference:
|
| Vancouver, 2004
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Managing Don't Cares in Boolean
Satisfiability
|
|
|
|
Author:
|
|
Sean Safarpour, Andreas Veneris, Rolf Drechsler, Joanne Hang |
| Conference: |
|
IEEE Design, Automation and Test in Europe
|
Reference:
|
| Vol. I, pp. 260-265, Paris, 2004
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Improving Simulation-Based Verification by Means of Formal Methods
|
|
|
|
Author:
|
|
Görschwin Fey, Rolf Drechsler |
| Conference: |
|
Asia and South Pacific Design Automation Conference 2004 (ASP-DAC 2004)
|
Reference:
|
| pp. 640-643, Yokohama, 2004
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Minimization of the Expected Path Length in BDDs Based on Local Changes
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Wolfgang Günther, Rolf Drechsler |
| Conference: |
|
Asia and South Pacific Design Automation Conference 2004 (ASP-DAC 2004)
|
Reference:
|
| pp. 866-871, Yokohama, 2004
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Combining Ordered Best-First Search with Branch and Bound for Exact BDD Minimization
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Wolfgang Günther, Rolf Drechsler |
| Conference: |
|
Asia and South Pacific Design Automation Conference 2004 (ASP-DAC 2004)
|
Reference:
|
| pp. 876-879, Yokohama, 2004
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Hardware Project Management – What we Can Learn from the Software Development Process for Hardware Design?
|
|
|
|
Author:
|
|
Rolf Drechsler, Andreas Breiter |
| Conference: |
|
4th Conference of Informatics and Information Technologies |
Reference:
|
| Bitola, 2003
| Hyperlink:
|
| [To the Site of this Conference]
|
» Minimizing the Number of One-Paths in BDDs by an Evolutionary Algorithm
|
|
|
|
Author:
|
|
Mario Hilgemeier, Nicole Drechsler, Rolf Drechsler |
| Conference: |
|
Congress on Evolutionary Computation 2003 (CEC2003) |
Reference:
|
| Vol.3, pp.1724-1731, Canberra, 2003
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» Testability of SPP Three-Level Logic Networks
|
|
|
|
Author:
|
|
Valentina Ciriani, Anna Bernasconi, Rolf Drechsler |
| Conference: |
|
IFIP International Conference on Very Large Scale Integration (VLSI'03) |
Reference:
|
| pp. 331-336, Darmstadt, 2003
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Exploration of Sequential Depth by Evolutionary Algorithms
|
|
|
|
Author:
|
|
Nicole Drechsler, Rolf Drechsler |
| Conference: |
|
IFIP International Conference on Very Large Scale Integration (VLSI'03) |
Reference:
|
| pp. 81-85, Darmstadt, 2003
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» BDD based Synthesis of Symmetric Functions with Full Path-Delay Fault Testability
|
|
|
|
Author:
|
|
Junhao Shi, Görschwin Fey, Rolf Drechsler |
| Conference: |
|
Twelfth Asian Test Symposium (ATS03)
|
Reference:
|
| p.290-293,
Xi'an, 2003
| Hyperlink:
|
| [To the Site of this Conference]
| PS:
|
| [view PS]
|
» Efficient Automatic Visualization of SystemC Designs
|
|
|
|
Author:
|
|
Daniel Große, Rolf Drechsler, Lothar Linhard, Gerhard Angst |
| Conference: |
|
Forum on Specification & Design Languages (FDL'03) |
Reference:
|
| pp. 646-657, Frankfurt, 2003
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Finding Good Counter-Examples to Aid Design Verification
|
|
|
|
Author:
|
|
Görschwin Fey, Rolf Drechsler |
| Conference: |
|
First ACM & IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE'2003) |
Reference:
|
| pp. 51-52, Mont Saint-Michel, 2003
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» Fast Heuristics for the Edge Coloring of Large Graphs
|
|
|
|
Author:
|
|
Mario Hilgemeier, Nicole Drechsler and Rolf Drechsler |
| Conference: |
|
Euromicro Symposium on Digital System Design (DSD'2003) |
Reference:
|
| pp. 230-237, Antalya, 2003
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» MuTaTe: An Efficient Design for Testability Technique for Multiplexor based Circuits
|
|
|
|
Author:
|
|
Rolf Drechsler, Junhao Shi and Görschwin Fey |
| Conference: |
|
IEEE Great Lakes Symposium on VLSI (GLSV'03) |
Reference:
|
| p. 80-83, Washington, 2003
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» Efficient Minimization of Multi-Valued Decision Diagrams for Incompletely Specified Functions
|
|
|
|
Author:
|
|
Denis Popel and Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Multi-Valued Logic (ISMVL'2003) |
Reference:
|
| pp. 241-246, Tokyo, 2003
| Hyperlink:
|
| [To the Site of this Conference]
| PS:
|
| [view PS]
|
» Augmented Sifting for Multiple-Valued Decision Diagrams
|
|
|
|
Author:
|
|
Michael Miller and Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Multi-Valued Logic (ISMVL'2003) |
Reference:
|
| pp. 375-382, Tokyo, 2003
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Modeling Multi-Valued Circuits in SystemC
|
|
|
|
Author:
|
|
Daniel Große, Görschwin Fey and Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Multi-Valued Logic (ISMVL'2003) |
Reference:
|
| pp. 281-286, Tokyo, 2003
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» Using Games for Benchmarking and Representing the Complete Solution Space Using Symbolic Techniques
|
|
|
|
Author:
|
|
Görschwin Fey, Sebastian Kinder and Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Multi-Valued Logic (ISMVL'2003) |
Reference:
|
| pp. 361-366, Tokyo, 2003
| PS:
|
| [view PS]
|
» Formal Verification of LTL Formulas for SystemC Designs
|
|
|
|
Author:
|
|
Daniel Große, Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Circuits and Systems (ISCAS'03) |
Reference:
|
| pp. V:245-V:248, Bangkok, 2003
| PDF:
|
| [view Pdf]
|
» Synthesizing Checkers for On-line Verification of System-on-Chip Designs
|
|
|
|
Author:
|
|
Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Circuits and Systems (ISCAS'03) |
Reference:
|
| pp. IV:748-IV:751, Bangkok, 2003
| PDF:
|
| [view Pdf]
|
» Minimization of Transitions by Complementation and Resequencing using Evolutionary Algorithms
|
|
|
|
Author:
|
|
Rolf Drechsler and Nicole Drechsler |
| Conference: |
|
21st IASTED International Multi-Conference Applied Informatics (AI 2003) |
Reference:
|
| Innsbruck, 2003
| Hyperlink:
|
| [To the Site of this Conference]
| PS:
|
| [view PS]
|
» Combination of Lower Bounds in Exact BDD Minimization
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Wolfgang Günther and Rolf Drechsler |
| Conference: |
|
IEEE Design, Automation and Test in Europe (DATE'03) |
Reference:
|
| pp. 758-763, Munich, 2003
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Utilizing BDDs for disjoint SOP minimization
|
|
|
|
Author:
|
|
Görschwin Fey and Rolf Drechsler |
| Conference: |
|
IEEE The 45rd Midwest Symposium on Circuits and Systems (MWSCAS'2002) |
Reference:
|
| volume II, pages 306-309, Tulsa, 2002
| PS:
|
| [view PS]
|
» Minimizing the Number of Paths in BDDs
|
|
|
|
Author:
|
|
Görschwin Fey and Rolf Drechsler |
| Conference: |
|
15th Symposium on Integrated Circuits and System Design |
Reference:
|
| pages 359-364, Porto Alegre, 2002
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» Crossing Reduction by Windows Optimization
|
|
|
|
Author:
|
|
Thomas Eschbach, Wolfgang Günther, Rolf Drechsler and Bernd Becker |
| Conference: |
|
10th International Symposium on Graph Drawing (GD'2002) |
Reference:
|
| LNCS 2528, pp. 285-294, Irvine, 2002
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» Reachability Analysis for Formal Verification of SystemC
|
|
|
|
Author:
|
|
Rolf Drechsler and Daniel Große |
| Conference: |
|
Euromicro Symposium on Digital System Design (DSD'2002) |
Reference:
|
| pages 337-340, Dortmund, 2002
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Decision Diagrams Optimization Using Copy Properties
|
|
|
|
Author:
|
|
Dragan Jankovic, Radomir Stankovic and Rolf Drechsler |
| Conference: |
|
Euromicro Symposium on Digital System Design (DSD'2002) |
Reference:
|
| pages 236-243, Dortmund, 2002
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Recursive Bi-Partitioning of Netlists for Large Number of Partitions
|
|
|
|
Author:
|
|
Rolf Drechsler, Wolfgang Günther, Thomas Eschbach, Lothar Linhard and Gerhard Angst |
| Conference: |
|
Euromicro Symposium on Digital System Design (DSD'2002) |
Reference:
|
| pages 38-44, Dortmund, 2002
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» JADE: Implementation and Visualization of a BDD Package in JAVA
|
|
|
|
Author:
|
|
Rolf Drechsler |
| Conference: |
|
IEEE Design, Automation and Test in Europe (DATE'02) - User Forum |
Reference:
|
| page 259, Paris, 2002
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Computing Walsh, Arithmetic and Reed-Muller Spectral Decision Diagrams Using Graph Transformations
|
|
|
|
Author:
|
|
Whitney Townsend, Mitch Thornton, Rolf Drechsler and Michael Miller |
| Conference: |
|
IEEE Great Lakes Symposium on VLSI (GLSV'02) |
Reference:
|
| pp. 178-183, New York, 2002
| PDF:
|
| [view Pdf]
|
» Switching Activity Estimation for Finite State Machines for Low Power Synthesis (Poster)
|
|
|
|
Author:
|
|
Mikael Kerttu, Per Lindgren, Mitch Thornton and Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Circuits and Systems (ISCAS'02) |
Reference:
|
| Scottsdale, 2002
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» Multi-Output Timed Shannon Circuits
|
|
|
|
Author:
|
|
Mitch Thorton, Rolf Drechsler and Michael Miller |
| Conference: |
|
IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2002) |
Reference:
|
| pages 47-52, Pittsburgh, 2002
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» Evaluation of Static Variable Ordering Heuristics for MDD Construction
|
|
|
|
Author:
|
|
Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Multi-Valued Logic (ISMVL'2002) |
Reference:
|
| pages 254-260, Boston, 2002
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» On the Construction of Multi-Valued Decision Diagrams
|
|
|
|
Author:
|
|
Michael Miller and Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Multi-Valued Logic (ISMVL'2002) |
Reference:
|
| pages 245-253, Boston, 2002
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Efficient Calculation of Fixed-Polarity Polynomial Expressions for Multi-Valued Logic Functions
|
|
|
|
Author:
|
|
Dragan Jankovic, Radomir Stankovic and Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Multi-Valued Logic (ISMVL'2002) |
Reference:
|
| pages 76-82, Boston, 2002
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» On the Relation Between SAT and BDDs for Equivalence Checking
|
|
|
|
Author:
|
|
Sherif Reda, Rolf Drechsler and Alex Orailoglu |
| Conference: |
|
International Symposium on Quality of Electronic Design (ISQED 2002) |
Reference:
|
| pages 394-399, San Jose, 2002
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» RTL-Datapath Verification using Integer Linear Programming
|
|
|
|
Author:
|
|
Raik Brinkmann and Rolf Drechsler |
| Conference: |
|
IEEE VLSI Design'02 & Asia and South Pacific Design Automation Conference |
Reference:
|
| pages 741-746, Bangalore, 2002
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» Fast and Efficient Equivalence Checking based on NAND-BDDs
|
|
|
|
Author:
|
|
Rolf Drechsler and Mitch Thornton |
| Conference: |
|
IFIP International Conference on Very Large Scale Integration (VLSI'01) |
Reference:
|
| pages 401-405, Montpellier, 2001
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» Formal Verification on Register Transfer Level - Utilizing High-Level Information for Hardware Verification
|
|
|
|
Author:
|
|
Peer Johannsen and Rolf Drechsler |
| Conference: |
|
IFIP International Conference on Very Large Scale Integration (VLSI'01) |
Reference:
|
| pages 127-132, Montpellier, 2001
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
|
WORKSHOPS |
|
» lips: An IDE for Model Driven Engineering Based on Natural Language Processing
|
|
|
|
Author:
|
|
Oliver Keszöcze, Mathias Soeken, Eugen Kuksa, Rolf Drechsler |
| Workshop: |
|
Workshop on Natural Language Analysis in Software Engineering (NaturaLiSE) |
Reference:
|
| pp. 31-38, San Francisco, 2013
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Towards Automatic Scenario Generation from Coverage Information
|
|
|
|
Author:
|
|
Melanie Diepenbeck, Mathias Soeken, Daniel Große, Rolf Drechsler |
| Workshop: |
|
8th International Workshop on Automation of Software Test (AST) |
Reference:
|
| pp. 82-88, San Francisco, 2013
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» SystemC Verifikation mittels symbolischer Simulation einer Zwischensprache
|
|
|
|
Author:
|
|
Hoang M. Le, Daniel Große, Vladimir Herdt, Rolf Drechsler |
| Workshop: |
|
edaWorkshop |
Reference:
|
| pp. 53-58, Dresden, 2013
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Generierung von OCL-Ausdrücken aus natürlichsprachlichen Beschreibungen
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Eugen Kuksa, Rolf Drechsler |
| Workshop: |
|
16. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| Rostock, 2013
| Hyperlink:
|
| [Link to the Workshop]
|
» Verification of Embedded Systems Using Modeling and Implementation Languages
|
|
|
|
Author:
|
|
Mathias Soeken, Heinz Riener, Robert Wille, Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
International Workshop on Metamodelling and Code Generation for Embedded Systems (MeCoEs'12) |
Reference:
|
| pp. 67-72, Tampere, Finland, 2012
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Towards Increasing Test Compaction Abilities of SAT-based ATPG through Fault Detection Constraints
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Melanie Diepenbeck, Robert Wille, Rolf Drechsler |
| Workshop: |
|
IEEE 13th Workshop on RTL and High Level Testing (WRTLT'12) |
Reference:
|
| Niigata, Japan, 2012
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Behavior Driven Development for Circuit Design and Verification
|
|
|
|
Author:
|
|
Melanie Diepenbeck, Mathias Soeken, Daniel Große, Rolf Drechsler |
| Workshop: |
|
IEEE International Workshop on High-Level Design Validation and Test (HLDVT) |
Reference:
|
| Huntington Beach, USA, 2012
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Towards Embedding of Large Functions for Reversible Logic
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Laura Tague, D. Michael Miller, Rolf Drechsler |
| Workshop: |
|
International Workshop on Boolean Problems |
Reference:
|
| Freiberg, 2012
| Hyperlink:
|
| [Link to the Workshop]
|
» Using πDDs in the Design for Reversible Circuits
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Shin-Ichi Minato, Rolf Drechsler |
| Workshop: |
|
Workshop on Reversible Computation |
Reference:
|
| Kopenhagen, 2012
| Hyperlink:
|
| [Link to the Workshop]
|
» Property Checking of Quantum Circuits Using Quantum Multiple-Valued Decision Diagrams
|
|
|
|
Author:
|
|
Julia Seiter, Mathias Soeken, Robert Wille, Rolf Drechsler |
| Workshop: |
|
Workshop on Reversible Computation |
Reference:
|
| Kopenhagen, 2012
| Hyperlink:
|
| [Link to the Workshop]
|
» Design Understanding by Feature Localization on ESL
|
|
|
|
Author:
|
|
Marc Michael, Daniel Große, Rolf Drechsler |
| Workshop: |
|
9. GMM/ITG/GI-Workshop Cyber-Physical Systems – Enabling Multi-Nature Systems (CPMNS) |
Reference:
|
| pp. 19-24, Dresden, 2012
| Hyperlink:
|
| [Link to the Workshop]
|
» Compilation of Methodologies to Speed up the Verification Process
at System Level
|
|
|
|
Author:
|
|
Stephan Radke, Steffen Rülke, Marcio F. S. Oliveira, Christoph Kuznik, Wolfgang Müller, Wolfgang Ecker, Volkan Esen, Simon Hufnagel, Nico Bannow, Helmut Brazdrum, Peter Janssen, Hoang M. Le, Daniel Große, Rolf Drechsler, Erhard Fehlauer, Gernot Koch, Andreas Burger, Oliver Bringmann, Wolfgang Rosenstiel, Finn Haedicke, Ralph Görgen, Jan-Hendrik Oetjens |
| Workshop: |
|
edaWorkshop |
Reference:
|
| pp. 57-62, Hannover, 2012
| Hyperlink:
|
| [Link to the Workshop]
|
» SystemC-based ESL Verification Flow
Integrating Property Checking and Automatic
Debugging
|
|
|
|
Author:
|
|
Hoang M. Le, Daniel Große, Rolf Drechsler |
| Workshop: |
|
DATE Friday Workshop: OSCI and Accellera Core Technologies for the Next Generation of System-Level Design |
Reference:
|
| Dresden, 2012
| Hyperlink:
|
| [Link to the Workshop]
|
» CRAVE: An Advanced Constrained Random Verification Environment for SystemC
|
|
|
|
Author:
|
|
Finn Haedicke, Hoang M. Le, Daniel Große, Rolf Drechsler |
| Workshop: |
|
15. Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV) |
Reference:
|
| Kaiserslautern, 2012
Software and benchmarks available at www.systemc-verification.org
| Hyperlink:
|
| [Link to the Workshop]
|
» Towards Proving TLM Properties with Local Variables
|
|
|
|
Author:
|
|
Hoang M. Le, Daniel Große, Rolf Drechsler |
| Workshop: |
|
7th International Workshop on Constraints in Formal Verification (CFV) |
Reference:
|
| San Jose, 2011
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Towards Automatic Determination of Problem Bounds for Object Instantiation in Static Model Verification
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler |
| Workshop: |
|
Model-Driven Engineering, Verification, And Validation (MoDeVVa) |
Reference:
|
| Wellington, 2011
| Hyperlink:
|
| [Link to the Workshop]
|
» metaSMT: Focus on Your Application not on Solver Integration
|
|
|
|
Author:
|
|
Finn Haedicke, Stefan Frehse, Görschwin Fey, Daniel Große, Rolf Drechsler |
| Workshop: |
|
DIFTS'11: 1st International workshop on design and implementation of formal tools and systems |
Reference:
|
| pp. 22-29, Austin, USA, 2011
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Synthesis of Reversible Circuits with Minimal Lines for Large Functions
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Christoph Hilken, Nils Przigoda, Rolf Drechsler |
| Workshop: |
|
Workshop on Reversible Computation |
Reference:
|
| pp. 59-70, Gent, 2011
| Hyperlink:
|
| [Link to the Workshop]
|
» Customized Design Flows for Reversible Circuits Using RevKit
|
|
|
|
Author:
|
|
Mathias Soeken, Stefan Frehse, Robert Wille, Rolf Drechsler |
| Workshop: |
|
Workshop on Reversible Computation |
Reference:
|
| pp. 91-96, Gent, 2011
| Hyperlink:
|
| [Link to the Workshop]
|
» Formal Analysis Techniques: A Basis for High-Quality Designs
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Rolf Drechsler |
| Workshop: |
|
IEEE International Workshop on Processor Verification, Test and Debug |
Reference:
|
| Invited Talk, Trondheim, 2011
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» On Timing-Aware ATPG using Pseudo-Boolean Optimization
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Rolf Drechsler |
| Workshop: |
|
IEEE European Test Symposium (ETS), Informal Digest of Papers |
Reference:
|
| Trondheim, 2011
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Towards Dependability-Aware Design of Hardware Systems Using Extended Program State Machines
|
|
|
|
Author:
|
|
Kim Grüttner, Andreas Herrholz, Ulrich Kühne, Daniel Große, Achim Rettberg, Wolfgang Nebel, Rolf Drechsler |
| Workshop: |
|
SORT 2011: 2nd IEEE Workshop on Self-Organizing Real-Time Systems |
Reference:
|
| pp. 181-188, Newport Beach, 2011
| Hyperlink:
|
| [Link to the Workshop]
|
» Improving ESOP-based Synthesis of Reversible Logic Using Evolutionary Algorithms
|
|
|
|
Author:
|
|
Rolf Drechsler, Alexander Finder, Robert Wille |
| Workshop: |
|
6th European Workshop on Hardware Optimization Techniques (EvoHOT) |
Reference:
|
| Applications of Evolutionary Computation, LNCS 6625, pp. 151-161, Turin, 2011
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Protocol Compliance Checking of SystemC TLM Models
|
|
|
|
Author:
|
|
Mohamed Bawadekji, Daniel Große, Rolf Drechsler |
| Workshop: |
|
8. GMM/ITG/GI-Workshop Cyber-Physical Systems – Enabling Multi-Nature Systems (CPMNS) |
Reference:
|
| pp. 27-32, Bremen, 2011
| Hyperlink:
|
| [Link to the Workshop]
|
» Simulation-based Equivalence Checking between SystemC Models at Different Levels of Abstraction
|
|
|
|
Author:
|
|
Daniel Große, Markus Groß, Ulrich Kühne, Rolf Drechsler |
| Workshop: |
|
14. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| pp. 269-278, Oldenburg, 2011
| Hyperlink:
|
| [Link to the Workshop]
|
» Designing a RISC CPU in Reversible Logic
|
|
|
|
Author:
|
|
Robert Wille, Mathias Soeken, Daniel Große, Eleonora Schönborn, Rolf Drechsler |
| Workshop: |
|
14. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| pp. 249-258, Oldenburg, 2011
| Hyperlink:
|
| [Link to the Workshop]
|
» Towards Automatic Property Generation for the Formal Verification of Bus Bridges
|
|
|
|
Author:
|
|
Mathias Soeken, Ulrich Kühne, Martin Freibothe, Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
14. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| Oldenburg, 2011
| Hyperlink:
|
| [Link to the Workshop]
|
» As-Robust-As-Possible Test Generation in the Presence of Small Delay Defects using Pseudo-Boolean Optimization
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Rolf Drechsler |
| Workshop: |
|
23. GI/GMM/ITG Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen - TuZ 2011 |
Reference:
|
| Passau, 2011
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» SAT-based ATPG for Reversible Circuits
|
|
|
|
Author:
|
|
Hongyan Zhang, Robert Wille, Rolf Drechsler |
| Workshop: |
|
5th International Design & Test Workshop (IDT) |
Reference:
|
| pp. 149-154, Abu Dhabi, 2010
| Hyperlink:
|
| [Link to the Workshop]
|
» Hierarchical Synthesis of Reversible Circuits Using Positive and Negative Davio Decomposition
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler |
| Workshop: |
|
5th International Design & Test Workshop (IDT) |
Reference:
|
| pp. 143-148, Abu Dhabi, 2010
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Automatic Fault Localization for SystemC TLM Designs
|
|
|
|
Author:
|
|
Hoang M. Le, Daniel Große, Rolf Drechsler |
| Workshop: |
|
11th International Workshop on Microprocessor Test and Verification (MTV) |
Reference:
|
| pp. 35-40, Austin, Texas, 2010
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Towards Unifying Localization and Explanation for Automated Debugging
|
|
|
|
Author:
|
|
Görschwin Fey, André Sülflow, Rolf Drechsler |
| Workshop: |
|
11th International Workshop on Microprocessor Test and Verification (MTV) |
Reference:
|
| pp. 3-8, Austin, Texas, 2010
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» RevKit: A Toolkit for Reversible Circuit Design
|
|
|
|
Author:
|
|
Mathias Soeken, Stefan Frehse, Robert Wille, Rolf Drechsler |
| Workshop: |
|
Workshop on Reversible Computation |
Reference:
|
| pp. 69-72, Bremen, 2010
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Hierarchical Synthesis of Reversible Circuits Using Positive and Negative Davio Decomposition
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Rolf Drechsler |
| Workshop: |
|
Workshop on Reversible Computation |
Reference:
|
| pp. 55-58, Bremen, 2010
| Hyperlink:
|
| [Link to the Workshop]
|
» Towards Analyzing Functional Coverage in SystemC TLM Property Checking
|
|
|
|
Author:
|
|
Hoang M. Le, Daniel Große, Rolf Drechsler |
| Workshop: |
|
IEEE International Workshop on High-Level Design Validation and Test (HLDVT) |
Reference:
|
| pp. 67-74, Anaheim, 2010
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» SyReC: A Programming Language for Synthesis of
Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Sebastian Offermann, Rolf Drechsler |
| Workshop: |
|
International Workshop on Logic Synthesis (IWLS) |
Reference:
|
| Irvine, 2010
| Hyperlink:
|
| [Link to the Workshop]
|
» Technische Dokumentation im V-Modell XT
|
|
|
|
Author:
|
|
Beate Kapturek, Rolf Drechsler
|
| Workshop: |
|
17. Workshop der Fachgruppe WI-VM der Gesellschaft für Informatik e.V. |
Reference:
|
| Stuttgart, 2010
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» RobuCheck: A Robustness Checker for Digital Circuits
|
|
|
|
Author:
|
|
Stefan Frehse, Görschwin Fey, Andre Sülflow and Rolf Drechsler
|
| Workshop: |
|
The First International Workshop on Dynamic Aspects
in Dependability Models for Fault-Tolerant Systems (DYADEM-FTS) |
Reference:
|
| Valencia, 2010
| Hyperlink:
|
| [Link to the Workshop]
|
» VisSAT: Visualization of SAT Solver Internals
|
|
|
|
Author:
|
|
Robert Wille, Andre Sülflow, Christian Genz, Rolf Drechsler |
| Workshop: |
|
University Booth at Design, Automation and Test in Europe (DATE10) |
Reference:
|
| Dresden, 2010
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» A Better-Than-Worst-Case Robustness Measure
|
|
|
|
Author:
|
|
Stefan Frehse,
Görschwin Fey,
Rolf Drechsler |
| Workshop: |
|
22. Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen - TuZ 2010 |
Reference:
|
| Paderborn, 2010
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» SyReC: A Programming Language for Synthesis of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Sebastian Offermann, Rolf Drechsler |
| Workshop: |
|
13. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| Dresden, 2010
| Hyperlink:
|
| [Link to the Workshop]
|
» Verifying UML/OCL Models Using Boolean Satisfiability
|
|
|
|
Author:
|
|
Mathias Soeken, Robert Wille, Mirco Kuhlmann, Martin Gogolla, Rolf Drechsler |
| Workshop: |
|
13. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| pp 57-66, Dresden, 2010
| Hyperlink:
|
| [Link to the Workshop]
|
» Induction-based Formal Verification of SystemC TLM Designs
|
|
|
|
Author:
|
|
Daniel Große, Hoang M. Le, Rolf Drechsler |
| Workshop: |
|
10th International Workshop on Microprocessor Test and Verification (MTV) |
Reference:
|
| pp. 101-106, Austin, Texas, 2009
| Hyperlink:
|
| [Link to the Workshop]
|
» Using QBF to Increase the Accuracy of SAT-Based Debugging
|
|
|
|
Author:
|
|
Andre Sülflow, Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
International Workshop on Constraints in Formal Verification (CFV) |
Reference:
|
| Grenoble, France, 2009
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Reducing Reversible Circuit Cost by Adding Lines
|
|
|
|
Author:
|
|
D. Michael Miller, Robert Wille, Rolf Drechsler |
| Workshop: |
|
International Workshop on Logic Synthesis (IWLS) |
Reference:
|
| Berkeley, 2009
| Hyperlink:
|
| [Link to the Workshop]
|
» Synthesis of Reversible Functions Beyond Gate Count and Quantum Cost
|
|
|
|
Author:
|
|
Robert Wille, Mehdi Saeedi, Rolf Drechsler |
| Workshop: |
|
International Workshop on Logic Synthesis (IWLS) |
Reference:
|
| Berkeley, 2009
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Model-Based Diagnosis for Programmable Logic Controllers
|
|
|
|
Author:
|
|
Andre Sülflow, Rolf Drechsler |
| Workshop: |
|
Gemeinsamer Workshop der Informatik-Graduiertenkollegs und Forschungskollegs |
Reference:
|
| Dagstuhl, 2009
|
» A Two-Stage SAT-based ATPG Approach with Reduced Switching Activity
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Daniel Tille, Rolf Drechsler |
| Workshop: |
|
Second International Workshop on the Impact of Low-Power Design on Test and Reliability (LPonTR) 2009 |
Reference:
|
| Sevilla, Spain, 2009
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Robustness Check for Multiple Faults using Formal Techniques
|
|
|
|
Author:
|
|
Stefan Frehse, Görschwin Fey, André Sülflow, Rolf Drechsler |
| Workshop: |
|
Constraints in Formal Verification (CFV) |
Reference:
|
| Grenoble, France, 2009
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Synthesizing Reversible Logic: An Overview
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Workshop: |
|
Reed-Muller Workshop |
Reference:
|
| Naha, Okinawa, 2009
| Hyperlink:
|
| [Link to the Workshop]
|
» FormED: A Formal Environment for Debugging
|
|
|
|
Author:
|
|
Andre Sülflow, Robert Wille, Christian Genz, Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
University Booth at Design, Automation and Test in Europe (DATE09) |
Reference:
|
| Nizza, 2009
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Effect of BDD Optimization on Synthesis of Reversible and Quantum Logic
|
|
|
|
Author:
|
|
Robert Wille, Rolf Drechsler |
| Workshop: |
|
Reversible Computation |
Reference:
|
| York, 2009
| Hyperlink:
|
| [Link to the Workshop]
|
» A Fast Untestability Proof for SAT-based ATPG
|
|
|
|
Author:
|
|
Daniel Tille, Rolf Drechsler |
| Workshop: |
|
21. Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen - TuZ 2009 |
Reference:
|
| Bremen, 2009
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Using a Two-Dimensional Fault List for Compact Automatic Test Pattern Generation
|
|
|
|
Author:
|
|
Marc Messing, Andreas Glowatz, Friedrich Hapke, Rolf Drechsler |
| Workshop: |
|
10th IEEE Latin-American TestWorkshop (LATW) |
Reference:
|
| Búzios, Rio de Janeiro, 2009
| Hyperlink:
|
| [Link to the Workshop]
|
» Increasing the Accuracy of SAT-based Debugging
|
|
|
|
Author:
|
|
Andre Sülflow, Görschwin Fey, Cécile Braunstein, Ulrich Kühne, Rolf Drechsler |
| Workshop: |
|
12. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| pp. 47-56, Berlin, 2009
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Equivalence Checking of Reversible Circuits
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, D. Michael Miller, Rolf Drechsler |
| Workshop: |
|
12. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| 2009
| Hyperlink:
|
| [Link to the Workshop]
|
» Property Analysis and Design Understanding in a Quality-Driven Bounded Model Checking Flow
|
|
|
|
Author:
|
|
Ulrich Kühne, Daniel Große, Rolf Drechsler |
| Workshop: |
|
9th International Workshop on Microprocessor Test and Verification (MTV) |
Reference:
|
| pp. 88-93, Austin, Texas, 2008
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Computing Bounds for Fault Tolerance using Formal Techniques
|
|
|
|
Author:
|
|
Andre Sülflow, Görschwin Fey, Stefan Frehse, Ulrich Kühne, Rolf Drechsler |
| Workshop: |
|
IEEE Workshop on Design for Reliability and Variability (DRV) |
Reference:
|
| Santa Clara, USA, 2008
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Experimental Studies on SMT-based Debugging
|
|
|
|
Author:
|
|
Andre Sülflow, Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
IEEE 9th Workshop on RTL and High Level Testing (WRTLT'08) |
Reference:
|
| pp. 93-98, Japan, 2008
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Reversible Logic Synthesis with Output Permutation
|
|
|
|
Author:
|
|
Robert Wille, Daniel Große, Gerhard W. Dueck, Rolf Drechsler |
| Workshop: |
|
International Workshop on Boolean Problems |
Reference:
|
| Freiberg, 2008
| Hyperlink:
|
| [Link to the Workshop]
|
» Effiziente automatische Generierung von Assertions für industrielle Hardware-Designs
|
|
|
|
Author:
|
|
Frank Rogin, Thomas Klotz, Görschwin Fey, Rolf Drechsler, Steffen Rülke |
| Workshop: |
|
Dresdner Arbeitstagung Schaltungs- und Systementwurf (DASS) |
Reference:
|
| Dresden, 2008
| Hyperlink:
|
| [Link to the Workshop]
|
» Contradiction Analysis for Constraint-based Random Simulation
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Robert Siegmund, Rolf Drechsler |
| Workshop: |
|
Dresdner Arbeitstagung Schaltungs- und Systementwurf (DASS)
|
Reference:
|
| pp. 25-30, Dresden, 2008
| Hyperlink:
|
| [Link to the Workshop]
|
» Robust Tests for Transition Faults with Long Propagation Paths Using Boolean Satisfiability
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Daniel Tille, Rolf Drechsler
|
| Workshop: |
|
IEEE European Test Symposium (ETS), Informal Digest of Papers |
Reference:
|
| Lago Maggiore, 2008
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Formale Modellextraktion von SystemC Entwürfen
|
|
|
|
Author:
|
|
Christian Genz, Rolf Drechsler, Gerhard Angst, Lothar Linhard
|
| Workshop: |
|
edaWorkshop |
Reference:
|
| pp. 7-12, Hannover 2008
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Incremental SAT Instance Generation for SAT-based ATPG
|
|
|
|
Author:
|
|
Daniel Tille, Rolf Drechsler |
| Workshop: |
|
11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems |
Reference:
|
| pp. 68-73, Bratislava, 2008
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Using Contradiction Analysis for Antecedent Debugging in Bounded Model Checking
|
|
|
|
Author:
|
|
Daniel Große, Robert Wille, Ulrich Kühne, Rolf Drechsler |
| Workshop: |
|
11. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen
zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| pp. 169-178, Freiburg, 2008
| Hyperlink:
|
| [Link to the Workshop]
|
» Debugging Design Errors by Using Unsatisfiable Cores
|
|
|
|
Author:
|
|
Andre Sülflow, Görschwin Fey, Roderick Bloem, Rolf Drechsler |
| Workshop: |
|
11. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen
zur Modellierung und Verifikation von Schaltungen und Systemen" |
Reference:
|
| pp. 159-168, Freiburg, 2008
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» False Noise Analysis Using Branch & Bound and SAT
|
|
|
|
Author:
|
|
Murthy Palla, Jens Bargfrede, Klaus Koch, Walter Anheier, Rolf Drechsler |
| Workshop: |
|
ACM/IEEE International Workshop on Timing
Issues in the Specification and Synthesis of Digital Systems
(TAU 2008) |
Reference:
|
| Monterey, 2008
| Hyperlink:
|
| [Link to the Workshop]
|
» Improved Circuit-to-CNF Transformation for SAT-based ATPG
|
|
|
|
Author:
|
|
Daniel Tille, René Krenz-Bååth, Jürgen Schlöffel, Rolf Drechsler |
| Workshop: |
|
20. Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"
|
Reference:
|
| Wien, 2008
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Evaluation of SAT like Proof Techniques for Formal Verification of Word Level Circuits
|
|
|
|
Author:
|
|
Andre Sülflow, Ulrich Kühne, Robert Wille, Daniel Große, Rolf Drechsler |
| Workshop: |
|
IEEE 8th Workshop on RTL and High Level Testing (WRTLT'07) |
Reference:
|
| pp. 31-36, Beijing, P.R.China, 2007
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Formal Robustness Checking
|
|
|
|
Author:
|
|
Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
Workshop on Constraints in Formal Verification, 2007 |
Reference:
|
| Bremen, 2007
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Effiziente Erfüllbarkeitsalgorithmen für die Generierung von Testmustern
|
|
|
|
Author:
|
|
Rolf Drechsler, Görschwin Fey, Jürgen Schlöffel |
| Workshop: |
|
edaWorkshop 2007 |
Reference:
|
| Hannover, 2007
| Hyperlink:
|
| [Link to the Workshop]
|
» Parallelisierung von SAT-basierter Testmustergenerierung
|
|
|
|
Author:
|
|
Daniel Tille, Robert Wille, Rolf Drechsler |
| Workshop: |
|
21. Workshop der GI/ITG-Fachgruppe Parallel-Algorithmen, -Rechnerstrukturen und -Systemsoftware (PARS 2007) |
Reference:
|
| pp. 213-217, Hamburg, 2007
| Hyperlink:
|
| [Link to the Workshop]
|
» Building Free Binary Decision Diagrams Using SAT Solvers
|
|
|
|
Author:
|
|
Robert Wille, Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
8th Workshop on Applications of the Reed-Muller Expansion in Circuit Design and Representations and Methodology of Future Computing Technology (RM2007) |
Reference:
|
| Oslo, 2007
| Hyperlink:
|
| [Link to the Workshop]
|
» SAT-based ATPG for Path Delay Fault in Industrial Circuits
|
|
|
|
Author:
|
|
Stephan Eggersglüß, Görschwin Fey, Rolf Drechsler, Andreas Glowatz, Friedrich Hapke, Juergen Schloeffel |
| Workshop: |
|
IEEE European Test Symposium (ETS), Informal Digest of Papers |
Reference:
|
| Freiburg, 2007
| Hyperlink:
|
| [Link to the Workshop]
|
» Estimating the Quality of AND-EXOR Optimization Results
|
|
|
|
Author:
|
|
Sebastian Kinder, Görschwin Fey and Rolf Drechsler |
| Workshop: |
|
8th Workshop on Applications of the Reed-Muller Expansion in Circuit Design and Representations and Methodology of Future Computing Technology (RM2007) |
Reference:
|
| Oslo, 2007
| Hyperlink:
|
| [Link to the Workshop]
|
» Documentation Driven Software Development for
Embedded Systems
|
|
|
|
Author:
|
|
Beate Muranko, Rolf Drechsler |
| Workshop: |
|
14. Workshop der Fachgruppe WI-VM der Gesellschaft für Informatik e.V. Vorgehensmodelle und Projektmanagement
- Assessment, Zertifizierung, Akkreditierung - |
Reference:
|
| München, 2007
| PDF:
|
| [view Pdf]
|
» Studies on Integrating SAT-based ATPG in an Industrial Environment
|
|
|
|
Author:
|
|
Daniel Tille, Stephan Eggersglüß, Görschwin Fey, Rolf Drechsler, Andreas Glowatz, Friedrich Hapke, Jürgen Schlöffel |
| Workshop: |
|
19. Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"
|
Reference:
|
| Erlangen, 2007
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Instance Generation for SAT-based ATPG
|
|
|
|
Author:
|
|
Daniel Tille, Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems |
Reference:
|
| Krakau, 2007
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Visualized SystemC Debugging
|
|
|
|
Author:
|
|
Christian Genz, Frank Rogin, Rolf Drechsler, Steffen Rülke |
| Workshop: |
|
University Booth at Design, Automation and Test in Europe (DATE07) |
Reference:
|
| Nizza, 2007
| PDF:
|
| [view Pdf]
|
» Effiziente Erfüllbarkeitsalgorithmen für die Generierung von Testmustern
|
|
|
|
Author:
|
|
Rolf Drechsler |
| Workshop: |
|
Treffen der ASIM/GI-Fachgruppen "Simulation technischer Systeme" und "Grundlagen und Methoden in Modellbildung und Simulation" |
Reference:
|
| Bremen, 2007
| Hyperlink:
|
| [Link to the Workshop]
|
» Verbesserte SAT basierte Fehlerdiagnose durch Widerspruchanalyse
|
|
|
|
Author:
|
|
Andre Sülflow, Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen |
Reference:
|
| pp. 101-110, Erlangen, 2007
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Formal Verification on the Word Level using SAT-like Proof
Techniques
|
|
|
|
Author:
|
|
Görschwin Fey, Daniel Große, Stephan Eggersglüß, Robert Wille, Rolf Drechsler |
| Workshop: |
|
GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen |
Reference:
|
| pp. 165-173, Erlangen, 2007
| Hyperlink:
|
| [Link to the Workshop]
|
» Efficient Design-Flow for Counting Heads
|
|
|
|
Author:
|
|
Sebastian Kinder und Rolf Drechsler |
| Workshop: |
|
8. Bieleschweig Workshop „Systems Engineering”:
Modellbasierte Entwicklung & Human-Centered Engineering |
Reference:
|
| Braunschweig 2006
| PDF:
|
| [view Pdf]
| Hyperlink:
|
| [Link to the Workshop]
|
» Exact Toffoli Network Synthesis of Reversible Logic using Boolean Satisfiability
|
|
|
|
Author:
|
|
Daniel Große, Xiaobo Chen, Rolf Drechsler |
| Workshop: |
|
Fifth IEEE Dallas Circuits and Systems Workshop |
Reference:
|
| pp. 51-54, Dallas, 2006
| Hyperlink:
|
| [Link to the Workshop]
|
» Complete Formal Verification of Multi Core Embedded Systems using Bounded Model Checking
|
|
|
|
Author:
|
|
Ulrich Kühne, Daniel Große, Rolf Drechsler |
| Workshop: |
|
Fifth IEEE Dallas Circuits and Systems Workshop |
Reference:
|
| pp. 147-150, Dallas, 2006
| Hyperlink:
|
| [Link to the Workshop]
|
» Efficiency of Multi-Valued Encoding in SAT-based ATPG
|
|
|
|
Author:
|
|
Görschwin Fey, Junhao Shi , Rolf Drechsler |
| Workshop: |
|
18. Workshop „Testmethoden und Zuverlässigkeit von Schaltungen und Systemen“
|
Reference:
|
| Titisee, 2006
|
» Technische Dokumentation von Soft- und Hardware-Systemen:
Die vergessene Welt
|
|
|
|
Author:
|
|
Beate Muranko, Rolf Drechsler |
| Workshop: |
|
GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen |
Reference:
|
| Dresden, 2006
| PDF:
|
| [view Pdf]
|
» SAT-Based Calculation of Source Code Coverage for BMC
|
|
|
|
Author:
|
|
Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen |
Reference:
|
| Dresden, 2006
| PDF:
|
| [view Pdf]
|
» Efficient Evolutionary Approaches for the Data Ordering Problem with Inversion
|
|
|
|
Author:
|
|
Doina Logofatu, Rolf Drechsler |
| Workshop: |
|
3rd European Workshop on Hardware Optimisation Techniques (EvoHOT) |
Reference:
|
| LNCS 3907, pp. 320-331, Budapest, 2006
| Hyperlink:
|
| [Link to the Workshop]
|
» HW/SW Co-Verification of a RISC CPU using Bounded Model Checking
|
|
|
|
Author:
|
|
Daniel Große, Ulrich Kühne, Rolf Drechsler |
| Workshop: |
|
6th International Workshop on Microprocessor Test and Verification (MTV'05) |
Reference:
|
| pp. 133-137, Austin, 2005
| PDF:
|
| [view Pdf]
|
» Bounded Model Checking mit SystemC
|
|
|
|
Author:
|
|
Sebastian Kinder, Rolf Drechsler, Jan Peleska |
| Workshop: |
|
Bieleschweig 6 - Workshop "Systems Engineering" |
Reference:
|
| Braunschweig, 2005
|
» Bounded Model Checking of Tram Control Systems
|
|
|
|
Author:
|
|
Sebastian Kinder, Daniel Große, Jan Peleska, Rolf Drechsler |
| Workshop: |
|
TRain Workshop @ SEFM2005 |
Reference:
|
| Koblenz, 2005
|
» Formale Verifikation des Befehlssatzes eines in SystemC modellierten Mikroprozessors
|
|
|
|
Author:
|
|
Daniel Große, Ulrich Kühne, Rolf Drechsler |
| Workshop: |
|
Entwurfsmethoden für Nanometer VLSI Design |
Reference:
|
| pp. 308-312, Bonn, 2005
| PDF:
|
| [view Pdf]
|
» On the Exact Minimization of Path-Related Objective Functions for BDDs
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Rolf Drechsler |
| Workshop: |
|
International Workshop on Logic and Synthesis (IWLS'05) |
Reference:
|
| pp. 333-400, Lake Arrowhead, California, 2005
| PDF:
|
| [view Pdf]
|
» Acceleration of SAT-based Iterative Property Checking
|
|
|
|
Author:
|
|
Daniel Große, Rolf Drechsler |
| Workshop: |
|
GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen |
Reference:
|
| München, 2005
| PDF:
|
| [view Pdf]
|
» Modellierung eines Mikroprozessors in SystemC
|
|
|
|
Author:
|
|
Daniel Große, Ulrich Kühne, Christian Genz, Frank Schmiedle, Bernd Becker, Rolf Drechsler, Paul Molitor |
| Workshop: |
|
GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen |
Reference:
|
| München, 2005
| PDF:
|
| [view Pdf]
|
» SyCE: An Integrated Environment for System Design in SystemC
|
|
|
|
Author:
|
|
Rolf Drechsler, Görschwin Fey, Christian Genz, Daniel Große |
| Workshop: |
|
16th IEEE International Workshop on Rapid System Prototyping (RSP) |
Reference:
|
| pp. 258-260, Montreal, 2005
| PDF:
|
| [view Pdf]
|
» PASSAT: Efficient SAT-based Test Pattern Generation
|
|
|
|
Author:
|
|
Junhao Shi, Görschwin Fey, Rolf Drechsler, Andreas Glowatz, Friedrich Hapke, Jürgen Schlöffel |
| Workshop: |
|
IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Reference:
|
| Sopron, 2005
| PS:
|
| [view PS]
|
» Efficient Hierarchical System Debugging for Property Checking
|
|
|
|
Author:
|
|
Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Reference:
|
| Sopron, 2005
| PDF:
|
| [view Pdf]
|
» ParSyC: An Efficient SystemC Parser
|
|
|
|
Author:
|
|
Görschwin Fey, Daniel Große, Tim Cassens, Christian Genz, Tim Warode, Rolf Drechsler |
| Workshop: |
|
12th Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI'2004) |
Reference:
|
| pp. 148-154, Kanazawa, 2004
| PDF:
|
| [view Pdf]
|
» Design Understanding by Automatic Property Generation
|
|
|
|
Author:
|
|
Rolf Drechsler, Görschwin Fey |
| Workshop: |
|
12th Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI'2004) |
Reference:
|
| pp.274-281, Kanazawa, 2004
| PDF:
|
| [view Pdf]
|
» Debugging Sequential Circuits Using Boolean Satisfiability
|
|
|
|
Author:
|
|
Moayad Ali, Andreas Veneris, Sean Safarpour, Magdy Abadir, Rolf Drechsler, Alexander Smith |
| Workshop: |
|
5th International Workshop on Microprocessor Test and Verification (MTV'04) |
Reference:
|
| Austin, 2004
|
» Experimental Studies on Test Pattern Generation for BDD Circuits
|
|
|
|
Author:
|
|
Junhao Shi, Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
International Workshop on Boolean Problems (IWSBP) |
Reference:
|
| pp. 71-76, Freiberg, 2004
| PDF:
|
| [view Pdf]
|
» Towards Formal Verification on the System Level
|
|
|
|
Author:
|
|
Rolf Drechsler |
| Workshop: |
|
15th IEEE International Workshop on Rapid System Prototyping |
Reference:
|
| Invited Talk, pp. 2-5, Geneva, 2004
| PDF:
|
| [view Pdf]
|
» Visualization of Diagnosis Results for Design Debugging
|
|
|
|
Author:
|
|
Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
13th International Workshop on Post-Binary ULSI Systems |
Reference:
|
| pp. 1-2, Toronto, 2004
| PS:
|
| [view PS]
|
» Disjoint Sum of Product Minimization by Evolutionary Algorithms
|
|
|
|
Author:
|
|
Nicole Drechsler, Mario Hilgemeier, Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
1st European Workshop on Hardware Optimisation Techniques (EvoHOT) |
Reference:
|
| Applications of Evolutionary Computing: EvoWorkshops 2004, LNCS 3005, p. 198-207, Coimbra, 2004
| PDF:
|
| [view Pdf]
|
» Efficient (Non-)Reachability Analysis of Counterexamples
|
|
|
|
Author:
|
|
Rolf Drechsler, Wolfgang Günther, Burkhard Stubert |
| Workshop: |
|
GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen |
Reference:
|
| pp. 250-259, Kaiserslautern, 2004
| PDF:
|
| [view Pdf]
|
» Using Synthesis Techniques in SAT Solvers
|
|
|
|
Author:
|
|
Rolf Drechsler |
| Workshop: |
|
GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen |
Reference:
|
| pp. 165-173, Kaiserslautern, 2004
| PDF:
|
| [view Pdf]
|
» A Tight Lower Bound for Dynamic BDD Minimization
|
|
|
|
Author:
|
|
Rüdiger Ebendt, Rolf Drechsler |
| Workshop: |
|
GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen |
Reference:
|
| pp. 233-242, Kaiserslautern, 2004
| PS:
|
| [view PS]
|
» An Approach to Formal Verification of Reconfigurable Systems
|
|
|
|
Author:
|
|
Görschwin Fey, Rolf Drechsler, Muazzam Ali |
| Workshop: |
|
1st IFIP WG 10.5 Workshop on "Frontiers in Automotive Electronics"
|
Reference:
|
| Darmstadt, 2003
| PS:
|
| [view PS]
|
» BDD-Based Verification of Scalable Designs
|
|
|
|
Author:
|
|
Daniel Große, Rolf Drechsler |
| Workshop: |
|
IEEE International High Level Design Validation and Test Workshop (HLDVT'2003) |
Reference:
|
| pp. 123-128, San Francisco, 2003
| PDF:
|
| [view Pdf]
|
» Random Pattern Testability of Circuits Derived from BDDs
|
|
|
|
Author:
|
|
Junhao Shi, Göschwin Fey and Rolf Drechsler |
| Workshop: |
|
4th Workshop on RTL and High Level Testing(WRTLT'03) |
Reference:
|
| p.70-78,
Xi'an, 2003
| PDF:
|
| [view Pdf]
|
» Synthesizing Checkers for On-line Verification of System-on-Chip Designs
|
|
|
|
Author:
|
|
Rolf Drechsler |
| Workshop: |
|
GI/GMM/ITG Fachtagung Entwurf Integrierter Schaltungen (11. E.I.S.-Workshop) |
Reference:
|
| Erlangen, 2003, page 69
|
» BDD based Synthesis of Symmetric Functions with Full Path-Delay Fault Testability
|
|
|
|
Author:
|
|
Junhao Shi, Görschwin Fey and Rolf Drechsler |
| Workshop: |
|
IEEE European Test Workshop (ETW'03) |
Reference:
|
| pp. 109-110, Maastricht, 2003
| PDF:
|
| [view Pdf]
|
» MuTaTe: An Efficient Design for Testability Technique for Multiplexor based Circuits
|
|
|
|
Author:
|
|
Rolf Drechsler |
| Workshop: |
|
15th ITG/GMM/GI Workshop Test methods and Reliability of Circuits and Systems |
Reference:
|
| Timmendorfer Strand, 2003
| PS:
|
| [view PS]
|
» BDD Circuit Optimization for Path Delay Fault-Testability
|
|
|
|
Author:
|
|
Görschwin Fey, Junhao Shi, Rolf Drechsler |
| Workshop: |
|
15th ITG/GMM/GI Workshop Test methods and Reliability of Circuits and Systems |
Reference:
|
| Timmendorfer Strand, 2003
| PS:
|
| [view PS]
|
» A Hybrid Approach Combining Symbolic and Structural Techniques for Disjoint SOP Minimization
|
|
|
|
Author:
|
|
Görschwin Fey, Rolf Drechsler |
| Workshop: |
|
11th Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI'2003) |
Reference:
|
| pp. 54-60, Hiroshima, 2003
| PS:
|
| [view PS]
|
» GAME-HDL: Implementation of Evolutionary Algorithms using Hardware Description Languages
|
|
|
|
Author:
|
|
Rolf Drechsler, Nicole Drechsler |
| Workshop: |
|
5th European Workshop on Evolutionary Computation in Image Analysis and Signal Processing (EvoIASP2003) |
Reference:
|
| LNCS 2611, pp. 378-387, Colchester, 2003
| PDF:
|
| [view Pdf]
|
» Formale Verifikation von LTL-Formeln für SystemC-Beschreibungen
|
|
|
|
Author:
|
|
Daniel Große, Rolf Drechsler |
| Workshop: |
|
GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen |
Reference:
|
| pp. 229-238, Bremen, 2003
| PDF:
|
| [view Pdf]
|
» Complete BDDs for Fast and Efficient Equivalence Checking, In Workshop on Computational Intelligence and Information Technologies
|
|
|
|
Author:
|
|
Rolf Drechsler |
| Workshop: |
|
XXXVII International Scientific Conference on Information Communication and Energy Systems and Technologies (ICEST 2002) |
Reference:
|
| Nis, 2002, pages 741-744
|
» Gatecomp: Equivalence Checking of Digital Circuits in an Industrial Environment
|
|
|
|
Author:
|
|
Rolf Drechsler, Stefan Höreth |
| Workshop: |
|
International Workshop on Boolean Problems |
Reference:
|
| Freiberg, 2002, pages 195-200
| PDF:
|
| [view Pdf]
|
» Low Power Optimization Technique for BDD Mapped Finite State Machines
|
|
|
|
Author:
|
|
M. Kerttu, P. Lindgren, Rolf Drechsler, M. Thornton |
| Workshop: |
|
International Workshop on Logic Synthesis (IWLS'2002) |
Reference:
|
| New Orleans, 2002
|
» Low Power Optimization Techniques for BDD Mapped Circuits Using Temporal Correlation
|
|
|
|
Author:
|
|
Rolf Drechsler, M. Kerttu, P. Lindgren, M. Thornton |
| Workshop: |
|
International Workshop on System-on-Chip for Real-Time Applications 2002 |
Reference:
|
| Banff, 2002
|
» Symbolic Simulation of Algorithms Specified in HDL
|
|
|
|
Author:
|
|
Klaus-Jürgen Englert, Bernd Becker, Rolf Drechsler |
| Workshop: |
|
GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen |
Reference:
|
| Tübingen, 2002, pages 113 - 122
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
» Implementation and Visualization of a BDD Package in JAVA
|
|
|
|
Author:
|
|
Rolf Drechsler, Jochen Römmler |
| Workshop: |
|
GI/ITG/GMM-Workshop 2002, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen |
Reference:
|
| Tübingen, 2002, pages 219 - 228
| PDF:
|
| [view Pdf]
| PS:
|
| [view PS]
|
|
|
|
|
