|
Home « Team « Publications
» Publications of
Saeideh Shirinzadeh
|
|
 |
BOOKS |
 |
» In-Memory Computing -
Synthesis and Optimization
[Read more about this book!]
|
 |
|
Publisher: |
|
Springer |
Author:
|
|
Saeideh Shirinzadeh, Rolf Drechsler |
| Format: |
|
Hardcover |
Year:
|
|
2020
|
|
|
BOOK CONTRIBUTIONS |
|
| » In-Memory Computing:
The Integration of Storage and Processing |
|
Author:
| Saeideh Shirinzadeh, Rolf Drechsler
|
| Editor: | Cornelia S. Große, Rolf Drechsler |
| Booktitle: | Information Storage
A Multidisciplinary Perspective |
| Publisher: | Springer |
| Sites: | |
| Year: | 2019 |
| Format: | Hardcover |
|
| » Logic Synthesis for Majority based In-Memory Computing |
|
Author:
| Saeideh Shirinzadeh, Mathias Soeken, Pierre-Emmanuel Gaillardon, Rolf Drechsler
|
| Editor: | Sundarapandian Vaidyanathan, Christos Volos |
| Booktitle: | Advances in Memristors, Memristive Devices and Systems |
| Publisher: | Springer |
| Sites: | 425 - 448 |
| Year: | 2017 |
| Format: | Hardcover |
|
|
JOURNALS |
|
» Parallel Computing of Graph-Based functions in ReRAM
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Saman Fröhlich, Saeideh Shirinzadeh, Rolf Drechsler |
| Journal: |
|
Journal on Emerging Technologies in Computing Systems (JETC) |
| Details: |
|
https://doi.org/ 10.1145/3453163 |
Year:
|
|
2021
|
|
» Logic synthesis for RRAM-based in-memory computing
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Saeideh Shirinzadeh, Mathias Soeken, Pierre-Emmanuel Gaillardon, Rolf Drechsler |
| Journal: |
|
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
| Details: |
|
vol. 37, no. 7, pp. 1422-1435, July 2018.
DOI: 10.1109/TCAD.2017.2750064 |
Year:
|
|
2018
|
|
» Synthesis of optical circuits using binary decision diagrams
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Arighna Deb, Robert Wille, Oliver Keszöcze, Saeideh Shirinzadeh, Rolf Drechsler |
| Journal: |
|
Integration, the VLSI Journal |
| Details: |
|
Volume 59, September 2017, Pages 42–51 |
Year:
|
|
2017
|
|
» A PLiM computer for the IoT
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Mathias Soeken, Pierre-Emmanuel Gaillardon, Saeideh Shirinzadeh, Rolf Drechsler, Giovanni De Micheli |
| Journal: |
|
Computer |
| Details: |
|
50(6):35-40, DOI: 10.1109/MC.2017.173 |
Year:
|
|
2017
|
|
» Time-resolved detection of diffusion limited temperature gradients inside single isolated burning droplets using Rainbow Refractometry
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Christopher Rosebrock, Saeideh Shirinzadeh, Mathias Soeken, Norbert Riefler, Thomas Wriedt, Rolf Drechsler, Lutz Mädler |
| Journal: |
|
Combustion and Flame |
| Details: |
|
Volume 168, June 2016, Pages 255–269 |
Year:
|
|
2016
|
|
» High Efficiency Time Redundant Hardened Latch for Reliable Circuit Design
[Link to the Homepage of this journal]
|
 |
|
|
|
|
Author:
|
|
Rahebeh Niaraki Asli, Saeideh Shirinzadeh |
| Journal: |
|
Journal of Electronic Testing |
| Details: |
|
Volume 29, Issue 4, pp 537-544 |
Year:
|
|
2013
|
|
|
CONFERENCES |
|
» Unlocking Sneak Path Analysis in Memristor Based Logic Design Styles
|
|
|
|
Author:
|
|
Kamalika Datta, Saeideh Shirinzadeh, Phrangboklang Lyngton Thangkhiew, Indranil Sengupta and Rolf Drechsler |
| Conference: |
|
Euromicro Conference on Digital System Design (DSD) |
Reference:
|
| Gran Canaria, Spain, 2022
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Multiply-Accumulate Enhanced BDD-Based Logic Synthesis on RRAM Crossbars
|
|
|
|
Author:
|
|
Saman Fröhlich,
Saeideh Shirinzadeh,
Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Circuits & Systems (ISCAS) |
Reference:
|
| Sevilla, Spain, 2020
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» ComPRIMe: A Compiler for Parallel and Scalable ReRAM-based In-Memory Computing
|
|
|
|
Author:
|
|
Steffen Frerix,
Saeideh Shirinzadeh,
Saman Fröhlich,
Rolf Drechsler |
| Conference: |
|
International Symposium on Nanoscale Architectures (NanoArch 2019) |
Reference:
|
| Qingdao, China, 2019
| PDF:
|
| [view Pdf]
|
» Logic Synthesis for Hybrid CMOS-ReRAM Sequential Circuits
|
|
|
|
Author:
|
|
Saman Fröhlich, Saeideh Shirinzadeh, Rolf Drechsler |
| Conference: |
|
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) |
Reference:
|
| Miami, Florida, USA, 2019
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Logic Synthesis for In-Memory Computing using Resistive Memories
|
|
|
|
Author:
|
|
Saeideh Shirinzadeh, Rolf Drechsler |
| Conference: |
|
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) |
Reference:
|
| Hong Kong SAR, China, 2018
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Logic Design using Memristors: An Emerging Technology
|
|
|
|
Author:
|
|
Saeideh Shirinzadeh, Kamalika Datta, Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Multiple-Valued Logic (ISMVL) |
Reference:
|
| Linz, Austria, 2018
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» An Adaptive Prioritized ε-Preferred Evolutionary Algorithm for Approximate BDD Optimization
|
|
|
|
Author:
|
|
Saeideh Shirinzadeh, Mathias Soeken, Daniel Große, Rolf Drechsler |
| Conference: |
|
Genetic and Evolutionary Computation Conference (GECCO) |
Reference:
|
| Berlin, Germany, 2017
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Endurance Management for Resistive Logic-In-Memory Computing Architectures
|
|
|
|
Author:
|
|
Saeideh Shirinzadeh, Mathias Soeken, Pierre-Emmanuel Gaillardon, Giovanni De Micheli, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| Lausanne, Switzerland, 2017
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Approximate BDD Optimization with Prioritized ε-Preferred Evolutionary Algorithm
|
|
|
|
Author:
|
|
Saeideh Shirinzadeh, Mathias Soeken, Daniel Große, Rolf Drechsler |
| Conference: |
|
Genetic and Evolutionary Computation Conference (GECCO) |
Reference:
|
| Denver, USA, 2016
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» An MIG-based Compiler for Programmable Logic-in-Memory Architectures
|
|
|
|
Author:
|
|
Mathias Soeken, Saeideh Shirinzadeh, Pierre-Emmanuel Gaillardon, Luca Gaetano Amarù, Rolf Drechsler, Giovanni De Micheli
|
| Conference: |
|
Design Automation Conference (DAC) |
Reference:
|
| Austin, USA, 2016
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Multi-Objective BDD Optimization for RRAM based Circuit Design
|
|
|
|
Author:
|
|
Saeideh Shirinzadeh, Mathias Soeken, Rolf Drechsler |
| Conference: |
|
IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'16) |
Reference:
|
| Košice, Slovakia, 2016
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Fast Logic Synthesis for RRAM-based In-Memory Computing using Majority-Inverter Graphs
|
|
|
|
Author:
|
|
Saeideh Shirinzadeh, Mathias Soeken, Pierre-Emmanuel Gaillardon, Rolf Drechsler |
| Conference: |
|
Design, Automation and Test in Europe (DATE) |
Reference:
|
| Dresden, Germany, 2016
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
» Multi-Objective BDD Optimization with Evolutionary Algorithms
|
|
|
|
Author:
|
|
Saeideh Shirinzadeh, Mathias Soeken, Rolf Drechsler |
| Conference: |
|
Genetic and Evolutionary Computation Conference (GECCO) |
Reference:
|
| Madrid, 2015
| Hyperlink:
|
| [To the Site of this Conference]
| PDF:
|
| [view Pdf]
|
|
WORKSHOPS |
|
|
|
|
|
