Homepage Sitemap Contact




Home « Publications « Workshops

sort: [ Title ] [ Author ] [ Workshop ] [ Reference ]
search:





» Verification of RISC-V Embedded Software by Integrating Concolic Testing with SystemC-based Virtual Prototypes




Author:

Sören Tempel, Vladimir Herdt, Rolf Drechsler
Workshop:
4th Workshop on RISC-V Activities
Reference:

Virtual, 2021
Hyperlink:

[Link to the Workshop]



» Polynomial Formal Verification of Prefix Adders




Author:

Alireza Mahzoon, Rolf Drechsler
Workshop:
International Workshop on Logic & Synthesis (IWLS)
Reference:

Virtual Conference, 2021
Hyperlink:

[Link to the Workshop]



» Polynomial Formal Verification of Area-efficient and Fast Adders




Author:

Alireza Mahzoon, Rolf Drechsler
Workshop:
2021 Reed-Muller Workshop (RM2021)
Reference:

Nursultan, Kazakhstan, 2021
Hyperlink:

[Link to the Workshop]
Recording:

[Link to the Recording]
PDF:

[click here]



» MicroRV32: An Open Source RISC-V Cross-Level Platform for Education and Research




Author:

Sallar Ahmadi-Pour, Vladimir Herdt, Rolf Drechsler
Workshop:
Design Automation for CPS and IoT (DESTION)
Reference:

Nashville, USA, 2021
Hyperlink:

[Link to the Workshop]
PDF:

[click here]



» GenMul: Generating Architecturally Complex Multipliers to Challenge Formal Verification Tools




Author:

Alireza Mahzoon, Daniel Große, Rolf Drechsler
Workshop:
Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV)
Reference:

München, Germany, 2021
Hyperlink:

[Link to the Workshop]



» Constrained Random Verification for RISC-V: Overview, Evaluation and Discussion




Author:

Sallar Ahmadi-Pour, Vladimir Herdt, Rolf Drechsler
Workshop:
Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV)
Reference:

München, Germany, 2021
Hyperlink:

[Link to the Workshop]
PDF:

[click here]



» VP-based DIFT for Embedded Binaries: A RISC-V Case Study




Author:

Pascal Pieper, Vladimir Herdt, Daniel Große, Rolf Drechsler
Workshop:
Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV)
Reference:

München, Germany, 2021
Hyperlink:

[Link to the Workshop]



» MicroRV32: A SpinalHDL based RISC-V Implementation for FPGAs




Author:

Sallar Ahmadi-Pour, Vladimir Herdt and Rolf Drechsler
Workshop:
University Booth at Design, Automation and Test in Europe (DATE)
Reference:

Grenoble, France, 2021
Hyperlink:

[Link to the Workshop]
PDF:

[click here]



» Efficient Techniques to Boost RISC-V Compliance Testing




Author:

Vladimir Herdt and Rolf Drechsler
Workshop:
Workshop on Interdependent Challenges of Reliability, Security and Quality (RESCUE)
Reference:

Grenoble, France, 2021
Hyperlink:

[Link to the Workshop]



» A Memory-Upscaled Boolean Satisfiability Solver for Complex On-Chip Self-Verification Tasks




Author:

Buse Ustaoglu, Sebastian Huhn and Rolf Drechsler
Workshop:
Workshop on Interdependent Challenges of Reliability, Security and Quality (RESCUE)
Reference:

Grenoble, France, 2021
Hyperlink:

[Link to the Workshop]



» Pick the Right Edge Device: Towards Power and Performance Estimation of CUDA-based CNNs on GPGPUs




Author:

Christopher Metz, Mehran Goli, Rolf Drechsler
Workshop:
System-level Design Methods for Deep Learning on Heterogeneous Architectures (SLOHA)
Reference:

Grenoble, France, 2021
Hyperlink:

[Link to the Workshop]
PDF:

[click here]



» Test Scheduling Optimization Model for IEEE 1687 Multi-Power Domain Networks Using Boolean Satisfiability




Author:

Payam Habiby, Sebastian Huhn and Rolf Drechsler
Workshop:
33. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ)
Reference:

Nordhausen, Germany, 2021
Hyperlink:

[Link to the Workshop]
PDF:

[click here]



» SAT-based Exact Physical Design for Field-coupled Nanocomputing Technologies




Author:

Marcel Walter, Winston Haaswijk, Robert Wille, Frank Sill Torres, Rolf Drechsler
Workshop:
International Workshop on Logic & Synthesis (IWLS)
Reference:

San Francisco, USA, 2020
Hyperlink:

[Link to the Workshop]



» Fuzz-Testing RISC-V Simulators




Author:

Vladimir Herdt, Daniel Große, Rolf Drechsler
Workshop:
Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV)
Reference:

Stuttgart, Germany, 2020
Hyperlink:

[Link to the Workshop]



» Coverage-Directed Stimuli Generation for Characterization of RF Amplifiers




Author:

Muhammad Hassan, Daniel Große, Ahmad Asghar, Rolf Drechsler
Workshop:
32. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ 2020)
Reference:

Stuttgart, Germany, 2020
Hyperlink:

[Link to the Workshop]
PDF:

[click here]



» Power-Layout-Aware Test Pattern Re-scheduling




Author:

Harshad Dhotre, Stephan Eggersglüß, Rolf Drechsler
Workshop:
32. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ 2020)
Reference:

Stuttgart, Germany, 2020
Hyperlink:

[Link to the Workshop]



» Integrating Hybrid Analysis with Machine Learning Techniques for Portion Resilience Evaluation in Approximating SystemC-based Designs




Author:

Mehran Goli, Rolf Drechsler
Workshop:
Workshop on Machine Learning for CAD (MLCAD)
Reference:

Canmore (Banff Area), Alberta, Canada, 2019
Hyperlink:

[Link to the Workshop]



» GenMul: Generating architecturally complex multipliers to challenge formal verification tools




Author:

Alireza Mahzoon, Daniel Große, Rolf Drechsler
Workshop:
International Workshop on Logic & Synthesis (IWLS)
Reference:

Lausanne, Switzerland, 2019
Hyperlink:

[Link to the Workshop]



» fiction: An Open Source Framework for the Design of Field-coupled Nanocomputing Circuits




Author:

Marcel Walter, Robert Wille, Frank Sill Torres, Daniel Große, Rolf Drechsler
Workshop:
International Workshop on Logic & Synthesis (IWLS)
Reference:

Lausanne, Switzerland, 2019
Hyperlink:

[Link to the Workshop]



» Self-Explaining Digital Systems – Some Technical Steps




Author:

Goerschwin Fey and Rolf Drechsler
Workshop:
Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV)
Reference:

Kaiserslautern, Germany, 2019
Hyperlink:

[Link to the Workshop]
PDF:

[click here]



older entries in the archive







Deutsch







Sitemap Kontakt

ISMVL2014 DUHDE