

|
Home « Team « Publikationen
» Publikationen von
Daniel Tille
|

 |
BÜCHER |
 |

» Test Pattern Generation using Boolean Proof Engines
[Lesen Sie hier mehr!]
|

 |
 |
Verlag: |

|
Springer |
Autor:
|

|
Rolf Drechsler, Stephan Eggersglüß, Görschwin Fey, Daniel Tille |
| Format: |

|
Hardcover |
Erscheinungsjahr:
|

|
2009
|
|
 |
BUCHBEITRÄGE |
 |
 |
ZEITSCHRIFTEN |
 |

» Incremental Solving Techniques for SAT-based ATPG
[Link zur Zeitschriften-Homepage]
|

 |
 |

|

|

|
Autor:
|

|
Daniel Tille, Stephan Eggersglüß, Rolf Drechsler |
| Zeitschrift: |

|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |

|
Volume 29, Number 7, pp. 1125-1130, July |
Jahr:
|

|
2010
|

|

» Effiziente Erfüllbarkeitsalgorithmen für die Generierung von Testmustern
[Link zur Zeitschriften-Homepage]
|

 |
 |

|

|

|
Autor:
|

|
Rolf Drechsler, Stephan Eggersglüß, Görschwin Fey, Jürgen Schlöffel, Daniel Tille |
| Zeitschrift: |

|
it - information technology |
| Details: |

|
Volume 51, Number 2, pp. 102-111
Pdf download |
Jahr:
|

|
2009
|

|

» On Acceleration of SAT-based ATPG for Industrial Designs
[Link zur Zeitschriften-Homepage]
|

 |
 |

|

|

|
Autor:
|

|
Rolf Drechsler, Stephan Eggersglüß, Görschwin Fey, Andreas Glowatz, Friedrich Hapke, Juergen Schloeffel, Daniel Tille |
| Zeitschrift: |

|
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems |
| Details: |

|
Volume 27, Number 7, pp. 1329-1333, July |
Jahr:
|

|
2008
|

|
 |
KONFERENZEN |
 |

» Improving CNF Representations in SAT-based ATPG for Industrial Circuits using BDDs
|

|

|

|
Autor:
|

|
Daniel Tille, Stephan Eggersglüß, René Krenz-Bååth, Juergen Schloeffel, Rolf Drechsler |
| Konferenz: |

|
15th IEEE European Test Symposium (ETS) |
Referenz:
| 
| pp. 176-181, Prag, 2010
| Hyperlink:
| 
| [Link zur Konferenz]
| PDF:
| 
| [hier ansehen]
|

» Efficient Test Generation with Maximal Crosstalk-Induced Noise using Unconstrained Aggressor Excitation
|

|

|

|
Autor:
|

|
Stephan Eggersglüß, Daniel Tille, Rolf Drechsler |
| Konferenz: |

|
IEEE International Symposium on Circuits and Systems (ISCAS) |
Referenz:
| 
| pp. 649-652, Paris, 2010
| Hyperlink:
| 
| [Link zur Konferenz]
| PDF:
| 
| [hier ansehen]
|

» Structural Heuristics for SAT-based ATPG
|

|

|

|
Autor:
|

|
Daniel Tille, Stephan Eggersglüß, Hoang M. Le, Rolf Drechsler |
| Konferenz: |

|
17th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2009) |
Referenz:
| 
| pp. 77-82, Florianópolis, 2009
| Hyperlink:
| 
| [Link zur Konferenz]
| PDF:
| 
| [hier ansehen]
|

» Speeding up SAT-based ATPG using Dynamic Clause Activation
|

|

|

|
Autor:
|

|
Stephan Eggersglüß, Daniel Tille, Rolf Drechsler |
| Konferenz: |

|
18th Asian Test Symposium (ATS'09) |
Referenz:
| 
| pp. 177-182, Taichung, 2009
| Hyperlink:
| 
| [Link zur Konferenz]
| PDF:
| 
| [hier ansehen]
|

» A Fast Untestability Proof for SAT-based ATPG
|

|

|

|
Autor:
|

|
Daniel Tille, Rolf Drechsler |
| Konferenz: |

|
12th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems |
Referenz:
| 
| pp. 38-43, Liberec, 2009
| Hyperlink:
| 
| [Link zur Konferenz]
| PDF:
| 
| [hier ansehen]
|

» Experimental Studies on SAT-based ATPG for Gate Delay Faults
|

|

|

|
Autor:
|

|
Stephan Eggersglüß, Daniel Tille, Görschwin Fey, Rolf Drechsler, Andreas Glowatz, Friedrich Hapke, Jürgen Schlöffel |
| Konferenz: |

|
37th International Symposium on Multiple-Valued Logic 2007 (ISMVL '07) |
Referenz:
| 
| Oslo, 2007
| Hyperlink:
| 
| [Link zur Konferenz]
| PDF:
| 
| [hier ansehen]
|
 |
WORKSHOPS |
 |

» A Two-Stage SAT-based ATPG Approach with Reduced Switching Activity
|

|

|

|
Autor:
|

|
Stephan Eggersglüß, Daniel Tille, Rolf Drechsler |
| Workshop: |

|
Second International Workshop on the Impact of Low-Power Design on Test and Reliability (LPonTR) 2009 |
Referenz:
| 
| Sevilla, Spain, 2009
| PDF:
| 
| [hier ansehen]
| Hyperlink:
| 
| [Link zum Workshop]
|

» A Fast Untestability Proof for SAT-based ATPG
|

|

|

|
Autor:
|

|
Daniel Tille, Rolf Drechsler |
| Workshop: |

|
21. Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen - TuZ 2009 |
Referenz:
| 
| Bremen, 2009
| PDF:
| 
| [hier ansehen]
| Hyperlink:
| 
| [Link zum Workshop]
|

» Robust Tests for Transition Faults with Long Propagation Paths Using Boolean Satisfiability
|

|

|

|
Autor:
|

|
Stephan Eggersglüß, Daniel Tille, Rolf Drechsler
|
| Workshop: |

|
IEEE European Test Symposium (ETS), Informal Digest of Papers |
Referenz:
| 
| Lago Maggiore, 2008
| PDF:
| 
| [hier ansehen]
| Hyperlink:
| 
| [Link zum Workshop]
|

» Incremental SAT Instance Generation for SAT-based ATPG
|

|

|

|
Autor:
|

|
Daniel Tille, Rolf Drechsler |
| Workshop: |

|
11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems |
Referenz:
| 
| pp. 68-73, Bratislava, 2008
| PDF:
| 
| [hier ansehen]
| Hyperlink:
| 
| [Link zum Workshop]
|

» Improved Circuit-to-CNF Transformation for SAT-based ATPG
|

|

|

|
Autor:
|

|
Daniel Tille, René Krenz-Bååth, Jürgen Schlöffel, Rolf Drechsler |
| Workshop: |

|
20. Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"
|
Referenz:
| 
| Wien, 2008
| PDF:
| 
| [hier ansehen]
| Hyperlink:
| 
| [Link zum Workshop]
|

» Parallelisierung von SAT-basierter Testmustergenerierung
|

|

|

|
Autor:
|

|
Daniel Tille, Robert Wille, Rolf Drechsler |
| Workshop: |

|
21. Workshop der GI/ITG-Fachgruppe Parallel-Algorithmen, -Rechnerstrukturen und -Systemsoftware (PARS 2007) |
Referenz:
| 
| pp. 213-217, Hamburg, 2007
| Hyperlink:
| 
| [Link zum Workshop]
|

» Studies on Integrating SAT-based ATPG in an Industrial Environment
|

|

|

|
Autor:
|

|
Daniel Tille, Stephan Eggersglüß, Görschwin Fey, Rolf Drechsler, Andreas Glowatz, Friedrich Hapke, Jürgen Schlöffel |
| Workshop: |

|
19. Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"
|
Referenz:
| 
| Erlangen, 2007
| PDF:
| 
| [hier ansehen]
| Hyperlink:
| 
| [Link zum Workshop]
|

» Instance Generation for SAT-based ATPG
|

|

|

|
Autor:
|

|
Daniel Tille, Görschwin Fey, Rolf Drechsler |
| Workshop: |

|
10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems |
Referenz:
| 
| Krakau, 2007
| PDF:
| 
| [hier ansehen]
| Hyperlink:
| 
| [Link zum Workshop]
|
|
|
|