
» lips: An IDE for Model Driven Engineering Based on Natural Language Processing
|

|

|

|
Autor:
|

|
Oliver Keszöcze, Mathias Soeken, Eugen Kuksa, Rolf Drechsler |
| Workshop: |

|
Workshop on Natural Language Analysis in Software Engineering (NaturaLiSE) |
Referenz:
| 
| pp. 31-38, San Francisco, 2013
|
Hyperlink:
| 
| [Link zum Workshop]
|
PDF:
| 
| [hier ansehen]
|

» Towards Automatic Scenario Generation from Coverage Information
|

|

|

|
Autor:
|

|
Melanie Diepenbeck, Mathias Soeken, Daniel Große, Rolf Drechsler |
| Workshop: |

|
8th International Workshop on Automation of Software Test (AST) |
Referenz:
| 
| pp. 82-88, San Francisco, 2013
|
Hyperlink:
| 
| [Link zum Workshop]
|
PDF:
| 
| [hier ansehen]
|

» SystemC Verifikation mittels symbolischer Simulation einer Zwischensprache
|

|

|

|
Autor:
|

|
Hoang M. Le, Daniel Große, Vladimir Herdt, Rolf Drechsler |
| Workshop: |

|
edaWorkshop |
Referenz:
| 
| pp. 53-58, Dresden, 2013
|
Hyperlink:
| 
| [Link zum Workshop]
|
PDF:
| 
| [hier ansehen]
|

» Yet a Better Error Explanation Algorithm
|

|

|

|
Autor:
|

|
Heinz Riener, Görschwin Fey |
| Workshop: |

|
16. ITG/GMM/GI-Workshop Methoden und Beschreibungssprachen
zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV'13) |
Referenz:
| 
| pp.193-194, Rostock, Germany, 2013
|
Hyperlink:
| 
| [Link zum Workshop]
|
PDF:
| 
| [hier ansehen]
|

» Generierung von OCL-Ausdrücken aus natürlichsprachlichen Beschreibungen
|

|

|

|
Autor:
|

|
Mathias Soeken, Robert Wille, Eugen Kuksa, Rolf Drechsler |
| Workshop: |

|
16. ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" |
Referenz:
| 
| Rostock, 2013
|
Hyperlink:
| 
| [Link zum Workshop]
|

» Towards Debug Automation for Timing Bugs at RTL
|

|

|

|
Autor:
|

|
Mehdi Dehbashi, Görschwin Fey |
| Workshop: |

|
25. GI/GMM/ITG Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ) |
Referenz:
| 
| Dresden, Germany, 2013
|
Hyperlink:
| 
| [Link zum Workshop]
|
PDF:
| 
| [hier ansehen]
|

» Verification of Embedded Systems Using Modeling and Implementation Languages
|

|

|

|
Autor:
|

|
Mathias Soeken, Heinz Riener, Robert Wille, Görschwin Fey, Rolf Drechsler |
| Workshop: |

|
International Workshop on Metamodelling and Code Generation for Embedded Systems (MeCoEs'12) |
Referenz:
| 
| pp. 67-72, Tampere, Finland, 2012
|
Hyperlink:
| 
| [Link zum Workshop]
|
PDF:
| 
| [hier ansehen]
|

» Towards Increasing Test Compaction Abilities of SAT-based ATPG through Fault Detection Constraints
|

|

|

|
Autor:
|

|
Stephan Eggersglüß, Melanie Diepenbeck, Robert Wille, Rolf Drechsler |
| Workshop: |

|
IEEE 13th Workshop on RTL and High Level Testing (WRTLT'12) |
Referenz:
| 
| Niigata, Japan, 2012
|
Hyperlink:
| 
| [Link zum Workshop]
|
PDF:
| 
| [hier ansehen]
|

» Behavior Driven Development for Circuit Design and Verification
|

|

|

|
Autor:
|

|
Melanie Diepenbeck, Mathias Soeken, Daniel Große, Rolf Drechsler |
| Workshop: |

|
IEEE International Workshop on High-Level Design Validation and Test (HLDVT) |
Referenz:
| 
| Huntington Beach, USA, 2012
|
Hyperlink:
| 
| [Link zum Workshop]
|
PDF:
| 
| [hier ansehen]
|

» Towards Embedding of Large Functions for Reversible Logic
|

|

|

|
Autor:
|

|
Mathias Soeken, Robert Wille, Laura Tague, D. Michael Miller, Rolf Drechsler |
| Workshop: |

|
International Workshop on Boolean Problems |
Referenz:
| 
| Freiberg, 2012
|
Hyperlink:
| 
| [Link zum Workshop]
|

» Model-Based Diagnosis versus Error Explanation
|

|

|

|
Autor:
|

|
Heinz Riener, Görschwin Fey |
| Workshop: |

|
International Workshop on System Level-Design of Automotive Electronics/Software (SLDAES'12) in conjunction with 49th Design Automation Conference (DAC'12) |
Referenz:
| 
| San Francisco, USA, 2012
|
Hyperlink:
| 
| [Link zum Workshop]
|
PDF:
| 
| [hier ansehen]
|

» FAuST: A Framework for Formal Verification, Automated Debugging, and Software Test Generation
|

|

|

|
Autor:
|

|
Heinz Riener, Görschwin Fey |
| Workshop: |

|
19th International SPIN Workshop on Model Checking of Software (SPIN'12) |
Referenz:
| 
| pp. 234-240, Oxford, United Kingdoms, 2012
|
Hyperlink:
| 
| [Link zum Workshop]
|
PDF:
| 
| [hier ansehen]
|

» Using πDDs in the Design for Reversible Circuits
|

|

|

|
Autor:
|

|
Mathias Soeken, Robert Wille, Shin-Ichi Minato, Rolf Drechsler |
| Workshop: |

|
Workshop on Reversible Computation |
Referenz:
| 
| Kopenhagen, 2012
|
Hyperlink:
| 
| [Link zum Workshop]
|

» Property Checking of Quantum Circuits Using Quantum Multiple-Valued Decision Diagrams
|

|

|

|
Autor:
|

|
Julia Seiter, Mathias Soeken, Robert Wille, Rolf Drechsler |
| Workshop: |

|
Workshop on Reversible Computation |
Referenz:
| 
| Kopenhagen, 2012
|
Hyperlink:
| 
| [Link zum Workshop]
|

» Design Understanding by Feature Localization on ESL
|

|

|

|
Autor:
|

|
Marc Michael, Daniel Große, Rolf Drechsler |
| Workshop: |

|
9. GMM/ITG/GI-Workshop Cyber-Physical Systems – Enabling Multi-Nature Systems (CPMNS) |
Referenz:
| 
| pp. 19-24, Dresden, 2012
|
Hyperlink:
| 
| [Link zum Workshop]
|

» Compilation of Methodologies to Speed up the Verification Process
at System Level
|

|

|

|
Autor:
|

|
Stephan Radke, Steffen Rülke, Marcio F. S. Oliveira, Christoph Kuznik, Wolfgang Müller, Wolfgang Ecker, Volkan Esen, Simon Hufnagel, Nico Bannow, Helmut Brazdrum, Peter Janssen, Hoang M. Le, Daniel Große, Rolf Drechsler, Erhard Fehlauer, Gernot Koch, Andreas Burger, Oliver Bringmann, Wolfgang Rosenstiel, Finn Haedicke, Ralph Görgen, Jan-Hendrik Oetjens |
| Workshop: |

|
edaWorkshop |
Referenz:
| 
| pp. 57-62, Hannover, 2012
|
Hyperlink:
| 
| [Link zum Workshop]
|

» Functional Analysis of Circuits Under Timing
Variations
|

|

|

|
Autor:
|

|
Mehdi Dehbashi, Görschwin Fey, Kaushik Roy, Anand Raghunathan |
| Workshop: |

|
edaWorkshop |
Referenz:
| 
| Hannover, Germany, 2012
|
Hyperlink:
| 
| [Link zum Workshop]
|
PDF:
| 
| [hier ansehen]
|

» SystemC-based ESL Verification Flow
Integrating Property Checking and Automatic
Debugging
|

|

|

|
Autor:
|

|
Hoang M. Le, Daniel Große, Rolf Drechsler |
| Workshop: |

|
DATE Friday Workshop: OSCI and Accellera Core Technologies for the Next Generation of System-Level Design |
Referenz:
| 
| Dresden, 2012
|
Hyperlink:
| 
| [Link zum Workshop]
|

» CRAVE: An Advanced Constrained Random Verification Environment for SystemC
|

|

|

|
Autor:
|

|
Finn Haedicke, Hoang M. Le, Daniel Große, Rolf Drechsler |
| Workshop: |

|
15. Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV) |
Referenz:
| 
| Kaiserslautern, 2012 Software and benchmarks available at www.systemc-verification.org
|
Hyperlink:
| 
| [Link zum Workshop]
|

» Automated Debugging from Pre-Silicon to Post-Silicon
|

|

|

|
Autor:
|

|
Mehdi Dehbashi, Görschwin Fey |
| Workshop: |

|
24. GI/GMM/ITG Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ)
|
Referenz:
| 
| Cottbus, Germany, 2012
|
Hyperlink:
| 
| [Link zum Workshop]
|