Home Detail

Lecturer: Debesh Das (Computer Science and Engineering Department, Jadavpur University)




Logic synthesis with reversible circuits has received considerable interest in the light of advances recently made in quantum computation. Although the classical stuck-at fault model is widely used for testing conventional CMOS circuits, new fault models, namely, single missing-gate fault (SMGF), repeated-gate fault (RGF), partial missing-gate fault (PMGF), and multiple missing-gate fault (MMGF), have been found to be more suitable for modeling defects in quantum k-CNOT gates. The talk proposes Design for Testability techniques for the different fault models in the reversible circuits. We propose testable designs with universal test set to detect these faults in a reversible circuit.

back