# PowerPC<sup>™</sup> Microprocessor Family: The Programmer's Reference Guide







© Motorola Inc. 1995 Portions hereof © International Business Machines Corp. 1991–1995. All rights reserved.

This document contains information on a new product under development by Motorola and IBM. Motorola and IBM reserve the right to change or discontinue this product without notice. Information in this document is provided solely to enable system and software implementers to use PowerPC microprocessors. There are no express or implied copyright or patent licenses granted hereunder by Motorola or IBM to design, modify the design of, or fabricate circuits based on the information in this document.

The PowerPC 60x microprocessors embody the intellectual property of Motorola and of IBM. However, neither Motorola nor IBM assumes any responsibility or liability as to any aspects of the performance, operation, or other attributes of the microprocessor as marketed by the other party or by any third party. Neither Motorola nor IBM is to be considered an agent or representative of the other, and neither has assumed, created, or granted hereby any right or authority to the other, or to any third party, to assume or create any express or implied obligations on its behalf. Information such as data sheets, as well as sales terms and conditions such as prices, schedules, and support, for the product may vary as between parties selling the product. Accordingly, customers wishing to learn more information about the products as marketed by a given party should contact that party.

Both Motorola and IBM reserve the right to modify this manual and/or any of the products as described herein without further notice. **NOTHING IN THIS** MANUAL, NOR IN ANY OF THE ERRATA SHEETS, DATA SHEETS, AND OTHER SUPPORTING DOCUMENTATION, SHALL BE INTERPRETED AS THE CONVEYANCE BY MOTOROLA OR IBM OF AN EXPRESS WARRANTY OF ANY KIND OR IMPLIED WARRANTY, REPRESENTATION, OR GUARANTEE REGARDING THE MERCHANTABILITY OR FITNESS OF THE PRODUCTS FOR ANY PARTICULAR PURPOSE. Neither Motorola nor IBM assumes any liability or obligation for damages of any kind arising out of the application or use of these materials. Any warranty or other obligations as to the products described herein shall be undertaken solely by the marketing party to the customer, under a separate sale agreement between the marketing party and the customer. In the absence of such an agreement, no liability is assumed by Motorola, IBM, or the marketing party for any damages, actual or otherwise.

"Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals," must be validated for each customer application by customer's technical experts. Neither Motorola nor IBM convey any license under their respective intellectual property rights nor the rights of others. Neither Motorola nor IBM makes any claim, warranty, or representation, expressor implied, that the products described in this manual are designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the product coaled create a situation where personal injury or death may occur. Should usisomer purchase or use the products for any such unintended or unauthorized application, customer shall indernify and hold Motorola and IBM and their respective officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death masociated with such unintended or unauthorized use, even if such claim alleges that Motorola or IBM was negligent regarding the design or manufacture of the part.

Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

IBM and IBM logo are registered trademarks, and IBM Microelectronics is a trademark of International Business Machines Corp. The PowerPC gname, PowerPC logotype, and PowerPC 601 are trademarks of International Business Machines Corp. used by Motorola under license from International Business Machines Corp. International Business Machines Corp. is an Equal Opportunity/Affirmative Action Employer.

### Introduction

The primary objective of this document is to provide a concise method by which system software and hardware developers and application programmers may more readily provide software that is compatible across the family of PowerPC processors and other devices. A more detailed account of the following topics or the PowerPC architecture in general, may be obtained from the *PowerPC Microprocessor Family: The Programming Environments*, referred to as *The Programming Environments Manual*. (*The PowerPC Architecture: A Specification for a New Family of RISC Processors* defines the architecture from the perspective of the three programming environments and remains the defining document for the PowerPC architecture.)

This document is divided into four parts:

- Part 1, "Register Summary," on page 4 provides a brief overview of the PowerPC register set, including a programming model and quick reference guides for both 32- and 64-bit registers.
- Part 2, "Memory Control Model," on page 28 provides a brief outline of the page table entry and segment table entry for both 32- and 64-bit implementations.
- Part 3, "Exception Vectors," on page 40 provides a quick reference for exception types and the conditions that cause them.
- Part 4, "PowerPC Instruction Set," on page 41 provides detailed information on the instruction field summary—including syntax and notation conventions. Also included, is the entire PowerPC instruction set, sorted by mnemonic and opcode.

In this document, the term "60x" is used to denote a 32-bit microprocessor from the PowerPC architecture family. 60x processors implement the PowerPC architecture as it is specified for 32-bit addressing, which provides 32-bit effective (logical) addresses, integer data types of 8, 16, and 32 bits, and floating-point data types of 32 and 64 bits (single-precision and double-precision).

Table 1 contains acronyms and abbreviations that are used in this document. Note that the meanings for some acronyms (such as SDR1 and XER) are historical, and the words for which an acronym stands may not be intuitively obvious.

Term	Meaning
ASR	Address space register
BAT	Block address translation
BUID	Bus unit ID
CR	Condition register
CTR	Count register
DAR	Data address register
DBAT	Data BAT
DEC	Decrementer register
DSISR	Register used for determining the source of a DSI exception
DTLB	Data translation lookaside buffer
EA	Effective address
EAR	External access register
FPR	Floating-point register
FPSCR	Floating-point status and control register
GPR	General-purpose register
IBAT	Instruction BAT
IEEE	Institute of Electrical and Electronics Engineers
IU	Integer unit
LR	Link register
MMU	Memory management unit
msb	Most significant bit
MSR	Machine state register
NaN	Not a number
No-Op	No operation
OEA	Operating environment architecture
PTE	Page table entry
PTEG	Page table entry group
PVR	Processor version register
RISC	Reduced instruction set computing
SDR1	Register that specifies the page table base address for virtual-to-physical address translation
SIMM	Signed immediate value
SLB	Segment lookaside buffer

#### Table 1. Acronyms and Abbreviated Terms

Term	Meaning				
SPR	Special-purpose register				
SPRGn	Registers available for general purposes				
SR	Segment register				
SRR0	Machine status save/restore register 0				
SRR1	Machine status save/restore register 1				
ТВ	Time base register				
TLB	Translation lookaside buffer				
UIMM	Unsigned immediate value				
UISA	User instruction set architecture				
VEA	Virtual environment architecture				
XER	Register used for indicating conditions such as carries and overflows for integer operations				

Table 1. Acronyms and Abbreviated Terms (Continued)

Table 2 describes instruction field notation conventions used in this document.

The Architecture Specification	Equivalent to:
BA, BB, BT	crbA, crbB, crbD (respectively)
BF, BFA	crfD, crfS (respectively)
D	d
DS	ds
FLM	FM
FRA, FRB, FRC, FRT, FRS	frA, frB, frC, frD, frS (respectively)
FXM	CRM
RA, RB, RT, RS	rA, rB, rD, rS (respectively)
SI	SIMM
U	IMM
UI	UIMM
/, //, ///	00 (shaded)

### **Table 2. Instruction Field Conventions**

### Part 1 Register Summary

This section describes the register organization defined by the three levels of the PowerPC architecture—user instruction set architecture (UISA), virtual environment architecture (VEA), and operating environment architecture (OEA). The PowerPC architecture defines register-to-register operations for all computational instructions. Source data for these instructions are accessed from the on-chip registers or are provided as immediate values embedded in the opcode. The three-register instruction format allows specification of a target register distinct from the two source registers, thus preserving the original data for use by other instructions and reducing the number of instructions required for certain operations. Data is transferred between memory and registers with explicit load and store instructions only.

Figure 1 shows a graphic representation of the entire PowerPC register set. The number to the right of the register name indicates the number that is used in the syntax of the instruction operands to access the register (for example, the number used to access the XER is SPR1).

Many of the SPRs can be accessed only by supervisor-level instructions; any attempt to access these SPRs with user-level instructions results in a supervisor-level exception. Some SPRs are implementation-specific. In some cases, not all of a register's bits are implemented in hardware. When a PowerPC microprocessor detects SPR encodings other than those defined in this document, it either takes a program exception (if bit 0 of the SPR encoding is set) or it treats the instruction as a no-op (if bit 0 of the SPR encoding is clear).

Note that the general purpose registers (GPRs), link register (LR), count register (CTR), machine state register (MSR), data address register (DAR), SDR1, save and restore registers 0 and 1 (SRR0 and SRR1), SPRG0–SPRG3, and data address breakpoint register (DABR) are 64 bits in length in 64-bit implementations and 32 bits in length in 32-bit implementations.



<sup>2</sup> These registers are in 64-bit implementations only.

<sup>3</sup> These registers are optional in the PowerPC architecture.

#### Figure 1. PowerPC Programming Model—Registers

Table 3 provides a quick method by which to reference the SPR and TBR numbers and bit fields for all 32-bit PowerPC registers. Note that reserved bits are shaded.

Number	0 1 2	2 4 5 6 7 8 0 10	11 10 10 1	4 15 17 6 10 1	0 00 01 00 00 0	4 25 26 27	7 38 30 140-000
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 1512618 19 20 21 22 23 24 25 26 27 28 29 3% CDPn						
	CR0	CR1 CR2	CR3	CR4	CR5	CR6	CR7 CR
	(For the FF	PSCR bits refer to 1.4 "Floating-	Point Status and	1 Control Registe	er (FPSCR) " on page	9)	FPSCR
	(10111011			FE PR FPME			
	TKOKON						SPalT=01
	TKeKo	BUID			Controllor Specific Infr	rmotion	SRn[T-1]
SPP 1	SO OV CA	BOID			Sond of a second line	Byte Co	
SPP 8	30/01/07	0000	Branch		00000	Dyte CO	
SPRO			Biancity	D			
CDD 10				к ср			
SFK 10			D31				
SPK 19							
5PR 22		LITADODO	DE				DEC
SPR 25	HIABORG 00000 HIABMASK						SDR1
SFR 20			SK	RU D4			
SPK 27			OK.				SKR1
SPR 272			586	GII			SPRGn ·
SPR 282	E	0 0 0 0 0	0000000		000000	RID	
SPR 284			IB	(L)			
SPR 205							IBU -
SPR 287		Version			Revision		PVR
SPR 528		BEPI		0 0 0 0	BL		Vs Vp xBAInU
SPR 529		BRPN		0 0 0 0	0000000	WIMG	O PP xBATnL'
SPR 1013			DAB				BT DW DR DABR
TBR 268			TB(L)				TB(L) <sup>2</sup>
IBR 269			TBU				TBU <sup>2</sup>
number	0 1 2	3 4 5 6 7 8 9 10	11 12 13 1	4 15 16 17	18 19 20 21 22	23 24 25	26 27 28 Naame 30 3

#### Table 3. Quick Reference Guide—32-Bit Registers

Notes:

1. For all SPR numbers refer to Figure 1 2. Write-Only 3. Read-Only

Table 4 provides a quick method by which to reference the SPR and TBR numbers and bit fields for all 64-bit PowerPC registers. Note that reserved bits are shaded.



#### Table 4. Quick Reference Guide—64-Bit Registers

Notes: 1. For all SPR numbers refer to Figure 1

2. Read-only

#### General-Purpose Registers (GPRs) 1.1

Integer data is manipulated in the processor's 32 GPRs shown in Figure 2. These registers are 64-bit registers in 64-bit implementations and 32-bit registers in 32-bit implementations. The GPRs are accessed as source and destination registers in the instruction syntax.

	GPR0
	GPR1
	GPR31
62/21	

53/31

#### Figure 2. General-Purpose Registers (GPRs)

# 1.2 Floating-Point Registers (FPRs)

The PowerPC architecture provides thirty-two 64-bit FPRs as shown in Figure 3. These registers are accessed as source and destination registers for floating-point instructions. Each FPR supports the double-precision floating-point format. Every instruction that interprets the contents of an FPR as a floating-point value uses the double-precision floating-point format for this interpretation.

All floating-point arithmetic instructions operate on data located in FPRs and, with the exception of compare instructions, place the result into an FPR. Information about the status of floating-point operations is placed into the FPSCR and in some cases, into the CR after the completion of instruction execution.

The floating-point arithmetic instructions produce intermediate results that may be regarded as infinitely precise. After normalization or denormalization, if the precision of the intermediate result cannot be represented in the destination format (single or double precision), it is rounded to the specified precision before being placed in the target FPR. The final result is then placed into the FPR in the double-precision format.

	FPR0	
	FPR1	
	FPR31	
0		63

#### Figure 3. Floating-Point Registers (FPRs)

### 1.3 XER Register (XER)

The XER register (XER) is shown in Figure 4.





Table 5 provides bit setting information for XER.

#### Table 5. XER Bit Definitions

Bit(s)	Name	Description
0	SO	Summary overflow. The summary overflow bit (SO) is set whenever an instruction (except <b>mtspr</b> ) sets the overflow bit (OV). Once set, the SO bit remains set until it is cleared by an <b>mtspr</b> instruction (specifying the XER) or an <b>mcrxr</b> instruction. It is not altered by compare instructions, nor by other instructions (except <b>mtspr</b> to the XER, and <b>mcrxr</b> ) that cannot overflow. Executing an <b>mtspr</b> instruction to the XER, supplying the values zero for SO and one for OV, causes SO to be cleared and OV to be set.
1	OV	Overflow. The overflow bit (OV) is set to indicate that an overflow has occurred during execution of an instruction. Add, subtract from, and negate instructions having $OE = 1$ set the OV bit if the carry out of the msb is not equal to the carry out of the msb + 1, and clear it otherwise. Multiply low and divide instructions having $OE = 1$ set the OV bit if the result cannot be represented in 64 bits (mulld, divd, divdu) or in 32 bits (mullw, divw, divwu), and clear it otherwise. The OV bit is not altered by compare instructions that cannot overflow (except mtspr to the XER, and mcrxr).

#### Table 5. XER Bit Definitions (Continued)

Bit(s)	Name	Description
2	CA	<ul> <li>Carry. The carry bit (CA) is set during execution of the following instructions:</li> <li>Add carrying, subtract from carrying, add extended, and subtract from extended instructions set CA if there is a carry out of the msb, and clear it otherwise.</li> <li>Shift right algebraic instructions set CA if any 1 bits have been shifted out of a negative operand, and clear it otherwise.</li> <li>The CA bit is not altered by compare instructions, nor by other instructions that cannot carry (except shift right algebraic, mtspr to the XER, and mcrxr).</li> </ul>
3–24	-	Reserved
25–31	Byte Count	This field specifies the number of bytes to be transferred by a Load String Word Indexed ( <b>Iswx</b> ) or Store String Word Indexed ( <b>stswx</b> ) instruction.

# 1.4 Floating-Point Status and Control Register (FPSCR)

Figure 5 shows the format of the floating-point status and control register (FPSCR).



#### Figure 5. Floating-Point Status and Control Register (FPSCR)

The FPSCR contains bits to do the following:

- · Record exceptions generated by floating-point operations
- · Record the type of the result produced by a floating-point operation
- Control the rounding mode used by floating-point operations
- Enable or disable the reporting of exceptions (invoking the exception handler)

Bits 0–23 are status bits. Bits 24–31 are control bits. Status bits in the FPSCR are updated at the completion of the instruction execution.

Except for the floating-point enabled exception summary (FEX) and floating-point invalid operation exception summary (VX), the exception condition bits in the FPSCR (bits 0–12 and 21–23) are sticky. Once set, sticky bits remain set until they are cleared by an **mcrfs**, **mtfsf**, **mtfsf**, or **mtfsb0** instruction.

FEX and VX are the logical ORs of other FPSCR bits. Therefore, these two bits are not listed among the FPSCR bits directly affected by the various instructions.

FPSCR bit settings are shown in Table 6.

Bit(s)	Name	Description
0	FX	Floating-point exception summary. Every floating-point instruction, except <b>mtfsfi</b> and <b>mtfsf</b> , implicitly sets FPSCR[FX] if that instruction causes any of the floating-point exception bits in the FPSCR to transition from 0 to 1. The <b>mcrfs</b> , <b>mtfsfi</b> , <b>mtfsf</b> , <b>mtfsb0</b> , and <b>mtfsb1</b> instructions can alter FPSCR[FX] explicitly. This is a sticky bit.
1	FEX	Floating-point enabled exception summary. This bit signals the occurrence of any of the enabled exception conditions. It is the logical OR of all the floating-point exception bits masked by their respective enable bits. The <b>mcrfs</b> , <b>mtfsf</b> , <b>mtfsf</b> , <b>mtfsb0</b> , and <b>mtfsb1</b> instructions cannot alter FPSCR[FEX] explicitly. This is not a sticky bit.
2	VX	Floating-point invalid operation exception summary. This bit signals the occurrence of any invalid operation exception. It is the logical OR of all of the invalid operation exceptions. The <b>mcrfs</b> , <b>mtfsf</b> , <b>mtfsf</b> , <b>mtfsb0</b> , and <b>mtfsb1</b> instructions cannot alter FPSCR[VX] explicitly. This is not a sticky bit.
3	ох	Floating-point overflow exception. This is a sticky bit.
4	UX	Floating-point underflow exception. This is a sticky bit.
5	ZX	Floating-point zero divide exception. This is a sticky bit.
6	XX	Floating-point inexact exception. This is a sticky bit. FPSCR[XX] is the sticky version of FPSCR[FI]. The following rules describe how FPSCR[XX] is set by a given instruction: • If the instruction affects FPSCR[FI], the new value of FPSCR[XX] is obtained by logically ORing the old value of FPSCR[XX] with the new value of FPSCR[FI]. • If the instruction does not affect FPSCR[FI], the value of FPSCR[XX] is unchanged.
7	VXSNAN	Floating-point invalid operation exception for SNaN. This is a sticky bit.
8	VXISI	Floating-point invalid operation exception for $\infty - \infty.$ This is a sticky bit.
9	VXIDI	Floating-point invalid operation exception for $\infty \div \infty$ . This is a sticky bit.
10	VXZDZ	Floating-point invalid operation exception for $0 \div 0$ . This is a sticky bit.
11	VXIMZ	Floating-point invalid operation exception for $\infty$ * 0. This is a sticky bit.
12	VXVC	Floating-point invalid operation exception for invalid compare. This is a sticky bit.
13	FR	Floating-point fraction rounded. The last arithmetic or rounding and conversion instruction that rounded the intermediate result incremented the fraction. This bit is not sticky.
14	FI	Floating-point fraction inexact. The last arithmetic or rounding and conversion instruction either rounded the intermediate result (producing an inexact fraction) or caused a disabled overflow exception. This is not a sticky bit. For more information regarding the relationship between FPSCR[FI] and FPSCR[XX], see the description of the FPSCR[XX] bit.

### Table 6. FPSCR Bit Settings

#### Table 6. FPSCR Bit Settings (Continued)

Bit(s)	Name	Description			
15–19	FPRF	<ul> <li>Floating-point result flags. For arithmetic, rounding, and conversion instructions the field is based on the result placed into the target register, except that if any portion of the result is undefined, the value placed here is undefined.</li> <li>15 Floating-point result class descriptor (C). Arithmetic, rounding and conversion instructions may set this bit with the FPCC bits to indicate the class of the result; see Table 7.</li> <li>16–19 Floating-point condition code (FPCC). Floating-point compare instructions always set one of the FPCC bits to one and the other three FPCC bits to indicate the class of the result, rounding and conversion instructions may set the FPCC bits to indicate the class of the result. Note that in this case the high-order three bits of the FPCC retain their relational significance indicating that the value is less than, greater than, or equal to zero.</li> <li>16 Floating-point generater than or positive (FL or &lt;)</li> <li>17 Floating-point unordered or NaN (FU or ?)</li> <li>These are not sticky bits.</li> </ul>			
20	_	Reserved			
21	VXSOFT	Floating-point invalid operation exception for software request. This is a sticky bit. This bit can be altered only by the <b>mcrfs</b> , <b>mtfsfi</b> , <b>mtfsf</b> , <b>mtfsb0</b> , or <b>mtfsb1</b> instructions.			
22	VXSQRT	Floating-point invalid operation exception for invalid square root. This is a sticky bit.			
23	VXCVI	Floating-point invalid operation exception for invalid integer convert. This is a sticky bit.			
24	VE	Floating-point invalid operation exception enable. This is not a sticky bit.			
25	OE	IEEE floating-point overflow exception enable. This is not a sticky bit.			
26	UE	IEEE floating-point underflow exception enable. This is not a sticky bit.			
27	ZE	IEEE floating-point zero divide exception enable. This is not a sticky bit.			
28	XE	Floating-point inexact exception enable. This is not a sticky bit.			
29	NI	Floating-point non-IEEE mode. If this bit is set, results need not conform with IEEE standards and the other FPSCR bits may have meanings other than those described here. If the bit is set and if all implementation-specific requirements are met and if an IEEE-conforming result of a floating-point operation would be a denormalized number, the result produced is zero (retaining the sign of the denormalized number). Any other effects associated with setting this bit are described in the user's manual for the implementation. Effects of the setting of this bit is implementation-dependent. This is not a sticky bit.			
30–31	RN	Floating-point rounding control. 00 Round to nearest 01 Round toward zero 10 Round toward +infinity 11 Round toward –infinity These are not sticky bits.			

Table 7 illustrates the floating-point result flags used by PowerPC processors. The result flags correspond to FPSCR bits 15–19.

Res	Result Flags (Bits 15–19)				Beault Value Class
с	<	>	=	?	Result value class
1	0	0	0	1	Quiet NaN
0	1	0	0	1	-Infinity
0	1	0	0	0	-Normalized number
1	1	0	0	0	-Denormalized number
1	0	0	1	0	-Zero
0	0	0	1	0	+Zero
1	0	1	0	0	+Denormalized number
0	0	1	0	0	+Normalized number
0	0	1	0	1	+Infinity

Table 7. Floating-Point Result Flags in FPSCR

# 1.5 Condition Register (CR)

The format of the condition register (CR) is shown in Figure 6.



#### Figure 6. Condition Register (CR)

The CR fields can be set in one of the following ways:

- Specified fields of the CR can be set by a move instruction (**mtcrf**) to the CR from a GPR.
- A specified field of the CR can be moved to another CR field with the **mcrf** instruction.
- A specified field of the XER can be copied to the CR by the mcrxr instruction.
- A specified field of the FPSCR can be copied to the CR by the **mcrfs** instruction.
- Condition register logical instructions can be used to perform logical operations on specified bits in the condition register.
- CR0 can be the implicit result of an integer instruction.
- CR1 can be the implicit result of a floating-point instruction.
- A specified CR field can indicate the result of either an integer or floating-point compare instruction.

Note that branch instructions are provided to test individual CR bits.

The following tables, Table 8–Table 10, provide bit setting information for CR0, CR1, and the CRn fields, respectively.

CR0 Bit	Description
0	Negative (LT)—This bit is set when the result is negative.
1	Positive (GT)—This bit is set when the result is positive (and not zero).
2	Zero (EQ)—This bit is set when the result is zero.
3	Summary overflow (SO)—This is a copy of the final state of XER[SO] at the completion of the instruction.

#### Table 8. Bit Settings for CR0 Field of CR

#### Table 9. Bit Settings for CR1 Field of CR

CR1 Bit	Description
4	Floating-point exception (FX)—This is a copy of the final state of FPSCR[FX] at the completion of the instruction.
5	Floating-point enabled exception (FEX)—This is a copy of the final state of FPSCR[FEX] at the completion of the instruction.
6	Floating-point invalid exception (VX)—This is a copy of the final state of FPSCR[VX] at the completion of the instruction.
7	Floating-point overflow exception (OX)—This is a copy of the final state of FPSCR[OX] at the completion of the instruction.

Note: For more information on the FPSCR refer to Section 1.4, "Floating-Point Status and Control Register (FPSCR)."

#### Table 10. CRn Field Bit Settings for Compare Instructions

CR <i>n</i> Bit <sup>1</sup>	Description <sup>2</sup>							
0	$ \begin{array}{llllllllllllllllllllllllllllllllllll$							
1	$ \begin{array}{ll} \mbox{Greater than or floating-point greater than (GT, FG).} \\ \mbox{For integer compare instructions:} & rA > SIMM or rB (signed comparison) or \\ rA > UIMM or rB (unsigned comparison). \\ \mbox{For floating-point compare instructions:} & frA > frB. \end{array} $							
2	Equal or floating-point equal (EQ, FE). For integer compare instructions: rA = SIMM, UIMM, or rB. For floating-point compare instructions: frA = frB.							
3	Summary overflow or floating-point unordered (SO, FU).         For integer compare instructions:         This is a copy of the final state of XER[SO] at the completion of the instruction.         For floating-point compare instructions:         One or both of frA and frB is a Not a Number (NaN).							

Notes:

1. Here, the bit indicates the bit number in any one of the four-bit subfields, CR0-CR7.

2. For a complete description of instruction syntax conventions, refer to Table 31.

### 1.6 Link Register (LR)

The link register (LR) is a 64-bit register in 64-bit implementations and a 32-bit register in 32-bit implementations. The LR supplies the branch target address for the Branch Conditional to Link Register (**bcl**x) instruction, and can be used to hold the logical address of the instruction that follows a branch and link instruction. The format of LR is shown in Figure 7.

	Branch Address	
0		63/31

#### Figure 7. Link Register (LR)

Note that although the two least-significant bits can accept any values written to them, they are ignored when the LR is used as an address. The link register can be accessed by the **mtspr** and **mfspr** instructions using SPR8. Fetching instructions along the target path (loaded by an **mtspr** instruction) is possible provided the link register is loaded sufficiently ahead of the branch instruction. It is possible for a PowerPC microprocessor to fetch along a target path loaded by a branch and link instruction.

Both conditional and unconditional branch instructions include the option of placing the effective address of the instruction following the branch instruction in the LR.

### 1.7 Count Register (CTR)

The count register (CTR) is a 64-bit register in 64-bit implementations and a 32-bit register in 32-bit implementations. The CTR can hold a loop count that can be decremented during execution of branch instructions that contain an appropriately coded BO field. If the value in CTR is 0 before being decremented, it is -1 afterward. The CTR can also provide the branch target address for the Branch Conditional to Count Register (**bcctr***x*) instruction. The CTR is shown in Figure 8.

CTR 63/31

#### Figure 8. Count Register (CTR)

Fetching instructions along the target path is also possible provided the count register is loaded sufficiently ahead of the branch instruction.

The count register can be accessed by the **mtspr** and **mfspr** instructions by specifying SPR9. In branch conditional instructions, the BO field specifies the conditions under which the branch is taken. The first four bits of the BO field specify how the branch is affected by or affects the CR and the CTR. The encoding for the BO field is shown in Table 11.

во	Description
0000 <i>y</i>	Decrement the CTR, then branch if the decremented CTR $\neq$ 0 and the condition is FALSE.
0001 <i>y</i>	Decrement the CTR, then branch if the decremented CTR = 0 and the condition is FALSE.
001 <i>zy</i>	Branch if the condition is FALSE.
0100 <i>y</i>	Decrement the CTR, then branch if the decremented CTR $\neq$ 0 and the condition is TRUE.
0101 <i>y</i>	Decrement the CTR, then branch if the decremented CTR = 0 and the condition is TRUE.
011 <i>zy</i>	Branch if the condition is TRUE.
1 <i>z</i> 00 <i>y</i>	Decrement the CTR, then branch if the decremented CTR $\neq$ 0.
1 <i>z</i> 01 <i>y</i>	Decrement the CTR, then branch if the decremented CTR = 0.
1 <i>z</i> 1 <i>zz</i>	Branch always.

Table 11. BO Operand Encodings

The *z* indicates a bit that is ignored. The *z* bits should be cleared to zero, as they may be assigned a meaning in some future version of the PowerPC architecture.

The y bit provides a hint about whether a conditional branch is likely to be taken and is used by some PowerPC implementations to improve performance. Other implementations may ignore the y bit.

### 1.8 Machine State Register (MSR)

The machine state register (MSR), is a 64-bit register on 64-bit implementations (see Figure 9) and a 32-bit register in 32-bit implementations (see Figure 10).

Reserved

SF	000000000000000000000000000	woo	0	ILE	EEF	۶R	FPI	ME	FE0	SE	BE	FE1	0	IP	IR	DR	00	RI	LE
0	1 44 -	45 4	46 4	47	48 4	49	50	51	52	53	54	55	56	57	58	59	60 6 <sup>.</sup>	162	63

#### Figure 9. Machine State Register (MSR)—64-bit Implementations

Reserved

000000000000000		POW	0	ILE	EE	PR	FΡ	ME	FE0	SE	BE	FE1	0	IP	IR	DR	00	RI	LE
0	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28 29	30	31

#### Figure 10. Machine State Register (MSR)—32-bit Implementations

Table 12 shows the bit definitions for the MSR. Full function reserved bits are saved in SRR1 when an exception occurs; partial function reserved bits are not saved.

Bit(s)		Namo	Description					
64 Bit	32 Bit	Name	Description					
0	_	SF	Sixty-four bit mode         0       The 64-bit processor runs in 32-bit mode.         1       The 64-bit processor runs in 64-bit mode. Note that this is the default setting.					
1–32	0	_	Reserved. Full function.					
33–36	1–4	_	Reserved. Partial function.					
37–41	5–9	_	Reserved. Full function.					
42–44	10–12	—	Reserved. Partial function.					
45	13	POW	Power management enable         0       Power management disabled (normal operation mode).         1       Power management enabled (reduced power mode).         Note: Power management functions are implementation-dependent. If the function is not implemented, this bit is treated as reserved.					
46	14	_	Reserved—Implementation-specific					
47	15	ILE	Exception little-endian mode. When an exception occurs, this bit is copied into MSR[LE] to select the endian mode for the context established by the exception.					
48	16	EE	<ul> <li>External interrupt enable</li> <li>While the bit is cleared the processor delays recognition of external interrupts and decrementer exception conditions.</li> <li>The processor is enabled to take an external interrupt or the decrementer exception.</li> </ul>					

#### Table 12. MSR Bit Settings

### Table 12. MSR Bit Settings (Continued)

Bit(s)		Nama	Description						
64 Bit	32 Bit	Name	Description						
49	17	PR	Privilege level 0 The processor can execute both user- and supervisor-level instructions. 1 The processor can only execute user-level instructions.						
50	18	FP	<ul> <li>Floating-point available</li> <li>The processor prevents dispatch of floating-point instructions, including floating-point loads, stores, and moves.</li> <li>The processor can execute floating-point instructions.</li> </ul>						
51	19	ME	Machine check enable         0       Machine check exceptions are disabled.         1       Machine check exceptions are enabled.						
52	20	FE0	Floating-point exception mode 0 (see Table 13).						
53	21	SE	<ul> <li>Single-step trace enable (Optional)</li> <li>The processor executes instructions normally.</li> <li>The processor generates a single-step trace exception upon the successful execution of the next instruction.</li> <li>Note: If the function is not implemented, this bit is treated as reserved.</li> </ul>						
54	22	BE	<ul> <li>Branch trace enable (Optional)</li> <li>The processor executes branch instructions normally.</li> <li>The processor generates a branch trace exception after completing the execution of a branch instruction, regardless of whether or not the branch was taken.</li> <li>Note: If the function is not implemented, this bit is treated as reserved.</li> </ul>						
55	23	FE1	Floating-point exception mode 1 (see Table 13).						
56	24	—	Reserved. Full function.						
57	25	IP	<ul> <li>Exception prefix. The setting of this bit specifies whether an exception vector offset is prepended with Fs or 0s. In the following description, <i>nnnnn</i> is the offset of the exception. See Table 30.</li> <li>Exceptions are vectored to the physical address 0x000n_nnnn in 32-bit implementations and 0x0000_0000_000n_nnnn in 64-bit implementations.</li> <li>Exceptions are vectored to the physical address 0xFFFn_nnnn in 32-bit implementations and 0xFFFF_FFFFFn_nnnn in 64-bit implementations.</li> </ul>						
58	26	IR	Instruction address translation     Instruction address translation is disabled.     Instruction address translation is enabled.						
59	27	DR	Data address translation         0       Data address translation is disabled.         1       Data address translation is enabled.						
60–61	28–29	—	Reserved. Full function.						
62	30	RI	Recoverable         exception (for system reset and machine check exceptions).           0         Exception is not recoverable.           1         Exception is recoverable.						
63	31	LE	Little-endian mode enable 0 The processor runs in big-endian mode. 1 The processor runs in little-endian mode.						

The floating-point exception mode bits (FE0–FE1) are interpreted as shown in Table 13. Note that these bits can be logically ORed, so that if either is set the processor operates in precise mode.

FE0	FE1	Mode
0	0	Floating-point exceptions disabled
0	1	Floating-point imprecise nonrecoverable
1	0	Floating-point imprecise recoverable
1	1	Floating-point precise mode

Table 13. Floating-Point Exception Mode Bits

Table 14 indicates the initial state of the MSR.

Bit(s)		Namo	64-Bit	32-Bit				
64 Bit	32 Bit	Name	Description	Description				
0	_	SF	1	—				
1–44	0–12	_	Unspecified <sup>1</sup>	Unspecified <sup>1</sup>				
45	13	POW	0	0				
46	14	_	Unspecified <sup>1</sup>	Unspecified <sup>1</sup>				
47	15	ILE	0	0				
48	16	EE	0	0				
49	17	PR	0	0				
50	18	FP	0	0				
51	19	ME	0	0				
52	20	FE0	0	0				
53	21	SE	0	0				
54	22	BE	0	0				
55	23	FE1	0	0				
56	24	—	Unspecified <sup>1</sup>	Unspecified <sup>1</sup>				
57	25	IP	1 <sup>2</sup>	1 <sup>2</sup>				
58	26	IR	0	0				
59	27	DR	0	0				

Table 14. State of MSR at Power Up

Bit	t(s)	Namo	64-Bit	32-Bit
64 Bit	32 Bit	Name	Description	Description
60–61	28–29	_	Unspecified <sup>1</sup>	Unspecified <sup>1</sup>
62	30	RI	0	0
63	31	LE	0	0

Table 14. State of MSR at Power Up (Continued)

Notes:

1. Unspecified can be either 0 or 1

2. 1 is typical, but might be 0

### 1.9 Processor Version Register (PVR)

The processor version register (PVR) is a 32-bit, read-only register that contains a value identifying the specific version (model) and revision level of the PowerPC processor (see Figure 11). The contents of the PVR can be copied to a GPR by the **mfspr** instruction. Read access to the PVR is supervisor-level only; write access is not provided.

Version	Revision
0 15	16 31

Figure 11. Processor Version Register (PVR)

The PVR consists of two 16-bit fields:

- Version (bits 0–15)—A 16-bit number that uniquely determines a particular processor version and version of the PowerPC architecture. This number can be used to determine the version of a processor; it may not distinguish between different product models if more than one model uses the same processor.
- Revision (bits 16–31)—A 16-bit number that distinguishes between various releases of a particular version (that is, an engineering change level). The value of the revision portion of the PVR is implementation-specific. The processor revision level is changed for each revision of the device.

### 1.10 BAT Registers

Figure 12 and Figure 13 show the format of the upper and lower BAT registers for 64-bit PowerPC processors.



Figure 12. Upper BAT Register—64-Bit Implementations

	BRPN	0000000000	WIMG	0	PP
0	46	47 56	5 5 5 7	60 61	62 63

#### Figure 13. Lower BAT Register—64-Bit Implementations

Figure 14 and Figure 15 show the format of the upper and lower BAT registers for 32-bit PowerPC processors.

Reserved

. . .

BE	PI	0000	BL	V	s١	/p
0	14	15 18	19	29 30	) 3	31

#### Figure 14. Format of Upper BAT Registers—32-Bit Implementations

			L		eserved
BRPN		0000000000	WIMG	0	PP
0	14 15	24	25 28	29	30 31

#### Figure 15. Format of Lower BAT Registers—32-Bit Implementations

Table 15 describes the bits in the BAT registers.

Upper/	В	its	Namo	Description
BAT	64 Bit	32 Bit	Name	Description
Upper BAT Register	0–46	0–14	BEPI	Block effective page index. This field is compared with high-order bits of the logical address to determine if there is a hit in that BAT array entry. (The architecture specification refers to logical address as effective address.)
	46–50	15–18	—	Reserved
	51–61	19–29	BL	Block length. BL is a mask that encodes the size of the block. Values for this field are listed in Table 16.
	62	30	Vs	Supervisor mode valid bit. This bit interacts with MSR[PR] to determine if there is a match with the logical address.
	63	31	Vp	User mode valid bit. This bit also interacts with MSR[PR] to determine if there is a match with the logical address.
Lower BAT	0–46	0–14	BRPN	This field is used in conjunction with the BL field to generate high- order bits of the physical address of the block.
Register	47–56	15–24	_	Reserved
	57–60	25–28	WIMG	Memory/cache access mode bits W Write-through I Caching-inhibited M Memory coherence G Guarded
	61	29	—	Reserved
	62–63	30–31	PP	Protection bits for block

Table 15. BAT Registers—Field and Bit Descriptions

Table 16 lists the BAT area lengths encoded in the BL field of the upper BAT registers.

	-
BAT Area Length	BL Encoding
128 Kbytes	000 0000 0000
256 Kbytes	000 0000 0001
512 Kbytes	000 0000 0011
1 Mbyte	000 0000 0111
2 Mbytes	000 0000 1111
4 Mbytes	000 0001 1111
8 Mbytes	000 0011 1111
16 Mbytes	000 0111 1111
32 Mbytes	000 1111 1111

#### Table 16. BAT Area Lengths

BAT Area Length	BL Encoding
64 Mbytes	001 1111 1111
128 Mbytes	011 1111 1111
256 Mbytes	111 1111 1111

Table 16. BAT Area Lengths (Continued)

# 1.11 SDR1

The SDR1 is a 64-bit register in 64-bit implementations and a 32-bit register in 32-bit implementations. Refer to Section 2.3.3, "SDR1 Register Definitions," for a complete description of SDR1.

# 1.12 Address Space Register (ASR)

The address space register (ASR) is a 64-bit SPR that holds 0–51 of the segment table's physical address. The segment table is the segment descriptor mechanism for 64-bit implementations. For more detailed information about the ASR, refer to Section 2.2.1.1, "Address Space Register (ASR)."

# 1.13 Segment Registers (SRs)

Segment registers are used in page and direct-store segment address translations. Refer to Section 2.2, "Segment Descriptor Definitions," for information on segment registers.

# 1.14 Data Address Register (DAR)

The DAR is a 64-bit register in 64-bit implementations and a 32-bit register in 32-bit implementations. The DAR is shown in Figure 16.

DAR

Figure 16. Data Address Register (DAR)

The effective address generated by a memory access instruction is placed in the DAR if the access causes an exception (for example, an alignment exception). If the exception occurs in a 64-bit implementation operating in 32-bit mode, the high-order 32 bits of the DAR are cleared.

63

0

### 1.15 SPRG0-SPRG3

SPRG0–SPRG3 are 64-bit or 32-bit registers, depending on the type of PowerPC microprocessor. They are provided for general operating system use, such as performing a fast state save or for supporting multiprocessor implementations. The formats of SPRG0 through SPRG3 are shown in Figure 17.

	SPRG0	
	SPRG1	
	SPRG2	
	SPRG3	
0		63

Figure 17. SPRG0-SPRG3

Table 17 provides a description of conventional uses of SPRG0-SPRG3.

Table 17. Conventional Uses of SPRG0–SPRG3	

Register	Description
SPRG0	Software may load a unique physical address in this register to identify an area of memory reserved for use by the first-level exception handler. This area must be unique for each processor in the system.
SPRG1	This register may be used as a scratch register by the first-level exception handler to save the content of a GPR. That GPR then can be loaded from SPRG0 and used as a base register to save other GPR's to memory.
SPRG2	This register may be used by the operating system as needed.
SPRG3	This register may be used by the operating system as needed.

### 1.16 **DSISR**

The 32-bit DSISR, shown in Figure 18, identifies the cause of DSI and alignment exceptions.

	DSISR
0	31

Figure 18. DSISR

### 1.17 Machine Status Save/Restore Register 0 (SRR0)

The SRR0 is a 64-bit register in 64-bit implementations and a 32-bit register in 32-bit implementations. SRR0 is used to save machine status on exceptions and restore machine

status when an **rfi** instruction is executed. It also holds the EA for the instruction that follows the System Call (sc) instruction. The format of SRR0 is shown in Figure 19. For 32-bit implementations, the format of SRR0 follows the low-order bits (32-63) of Figure 19.



#### Figure 19. Machine Status Save/Restore Register 0 (SRR0)

When an exception occurs, SRR0 is set to point to an instruction such that all prior instructions have completed execution and no subsequent instruction has begun execution. When **rfi** is executed, the contents of SRR0 are copied to the next instruction address (NIA)—the 64- or 32-bit address of the next instruction to be executed. The instruction addressed by SRR0 may not have completed execution, depending on the exception type. SRR0 addresses either the instruction causing the exception or the instruction that immediately follows. The instruction addressed can be determined from the exception type and status bits.

If the exception occurs in 32-bit mode of the 64-bit implementation, the high-order 32 bits of SRR0 are cleared and the high-order 32 bits of the NIA are cleared when returning to 32-bit mode.

Note that in some implementations, every instruction fetch, when MSR[IR] = 1, and every instruction execution requiring address translation when MSR[DR] = 1, may modify SRR0.

### 1.18 Machine Status Save/Restore Register 1 (SRR1)

The SRR0 is a 64-bit register in 64-bit implementations and a 32-bit register in 32-bit implementations. SRR1 is used to save machine status on exceptions and to restore machine status when an **rfi** instruction is executed. The format of SRR1 is shown in Figure 20.

	SRR1
0	63

#### Figure 20. Machine Status Save/Restore Register 1 (SRR1)

On 64-bit implementations, when an exception occurs, bits 33–36 and 42–47 of SRR1 are loaded with exception-specific information and bits 0–32, 37–41, and 48–63 of MSR are placed into the corresponding bit positions of SRR1.

For 32-bit implementations, when an exception occurs, bits 1–4 and 10–15 of SRR1 are loaded with exception-specific information and bits 0, 5–9, and 16–31 of MSR are placed into the corresponding bit positions of SRR1.

Note that, in some implementations, every instruction fetch when MSR[IR] = 1, and every instruction execution requiring address translation when MSR[DR] = 1, may modify SRR1.

# 1.19 Time Base Facility (TB)

The time base (TB), shown in Figure 21, is a 64-bit structure that contains a 64-bit unsigned integer that is incremented periodically. Each increment adds 1 to the low-order bit (bit 63). The frequency at which the counter is incremented is implementation-dependent.



Figure 21. Time Base (TB)

The TB increments until its value becomes  $0xFFFF_FFFF_FFFF_FFFF(2^{64} - 1)$ . At the next increment its value becomes  $0x0000\_0000\_0000\_0000$ . Note that there is no explicit indication that this has occurred (that is, no exception is generated).

The period of the time base depends on the driving frequency. The TB is implemented such that the following requirements are satisfied:

- 1. Loading a GPR from the time base has no effect on the accuracy of the time base.
- 2. Storing a GPR to the time base replaces the value in the time base with the value in the GPR.

The PowerPC VEA does not specify a relationship between the frequency at which the time base is updated and other frequencies, such as the processor clock. The TB update frequency is not required to be constant; however, for the system software to maintain time of day and operate interval timers, one of two things is required:

- The system provides an implementation-dependent exception to software whenever the update frequency of the time base changes and a means to determine the current update frequency; or
- The system software controls the update frequency of the time base.

Note that if the operating system initializes the TB to some 'reasonable' value and the update frequency of the TB is constant, the TB can be used as a source of values that increase at a constant rate, such as for time stamps in trace entries.

Even if the update frequency is not constant, values read from the TB are monotonically increasing (except when the TB wraps from  $2^{64} - 1$  to 0). If a trace entry is recorded each time the update frequency changes, the sequence of TB values can be post-processed to become actual time values.

For information on reading, writing, and computing time of day on the time base, refer to Chapter 2, "PowerPC Register Set," *The Programming Environments Manual.* 

# 1.20 Decrementer Register (DEC)

The DEC, shown in Figure 22, is a 32-bit decrementing counter that provides a mechanism for causing a decrementer exception after a programmable delay. The DEC frequency is based on the same implementation-dependent frequency that drives the time base.



### Figure 22. Decrementer Register (DEC)

For information on writing and reading the DEC, refer to Chapter 2, "PowerPC Register Set," *The Programming Environments Manual*.

### 1.21 Data Address Breakpoint Register (DABR)

The data address breakpoint facility is controlled by the DABR, a 64-bit register in 64-bit implementations and a 32-bit register in 32-bit implementations. The data address breakpoint facility is optional to the PowerPC architecture, as is the DABR. However, if the data address breakpoint facility is implemented, it is recommended, but not required, that it be implemented as described in this section.

The data address breakpoint facility provides a means to detect accesses to a designated double word. The address comparison is done on an effective address, and it applies to data accesses only. It does not apply to instruction fetches.

The DABR is shown in Figure 23.

	DAB	вт	DW	DR
(	o 60	61	62	63



Table 18 describes the fields in the DABR.

Bits		Nama	Description	
64 Bit	32 Bit	Name	Description	
0–60	0–28	DAB	Data address breakpoint	
61	29	BT	Breakpoint translation enable	
62	30	DW	Data write enable	
63	31	DR	Data read enable	

Table 18. DABR—Field Descriptions

A data address breakpoint match is detected for a load or store instruction if the three following conditions are met for any byte accessed:

- EA[0-60] = DABR[DAB]
- MSR[DR] = DABR[BT]
- The instruction is a store and DABR[DW] = 1, or the instruction is a load and DABR[DR] = 1.

In 32-bit mode of a 64-bit implementation, the high-order 32 bits of the EA are treated as zero for the purpose of detecting a match.

# 1.22 External Access Register (EAR)

The EAR is an optional 32-bit SPR that controls access to the external control facility and identifies the target device for external control operations. The external control facility provides a means for user-level instructions to communicate with special external devices. The EAR is shown in Figure 24. Note that the EAR is an optional register.



### Figure 24. External Access Register (EAR)

The high-order bits of the resource ID (RID) field that correspond to bits of the RID beyond the width of the RID supported by a particular implementation are treated as reserved bits.

The EAR register is provided to support the External Control In Word Indexed (**eciwx**) and External Control Out Word Indexed (**ecowx**) instructions. Access to the EAR is supervisor-level, thus the operating system can determine which tasks are allowed to issue external access instructions and when they are allowed to do so. The bit settings for the EAR are described in Table 19.

The data access of **eciwx** and **ecowx** is performed as though the memory access mode bits (WIMG) were 0101. For example, if the external control facility is used to support a graphics adapter, the **ecowx** instruction could be used to send the translated physical address of a buffer containing graphics data to the graphics device. The **eciwx** instruction could be used to load status information from the graphics adapter.

Bit	Name	Description
0	E	Enable bit 1 Enabled 0 Disabled If this bit is set, the <b>eciwx</b> and <b>ecowx</b> instructions can perform the specified external operation. If the bit is cleared, an <b>eciwx</b> or <b>ecowx</b> instruction causes a DSI exception.
1–25	-	Reserved
26–31	RID	Resource ID

Table 19. External Access Register (EAR) Bit Settings

This register can also be accessed by using the mtspr and mfspr instructions.

### Part 2 Memory Control Model

Memory in the PowerPC OEA is divided into 256-Mbyte segments. This segmented memory model provides a way to map 4-Kbyte pages of effective addresses to 4-Kbyte pages in physical memory (page address translation), while providing the programming flexibility afforded by a large virtual address space (80 or 52 bits).

The page address translation uses segment descriptors, which provide virtual address and protection information, and page table entries (PTEs), which provide the physical address and page protection information. The segment descriptors are programmed by the operating system to provide the virtual ID for a segment. In addition, the operating system also creates the page tables in memory that provide the virtual to physical address mappings (in the form of PTEs) for the pages in memory.

Segments in the OEA are defined as one of the following two types:

- Memory segment—An effective address in these segments represents a virtual address that is used to define the physical address of the page.
- Direct-store segment—References made to direct-store segments do not use the virtual paging mechanism of the processor.

The T bit in the segment descriptor selects between memory segments and direct-store segments, as shown in Table 20.

Segment Descriptor T Bit	Segment Type
0	Memory segment
1	Direct-store segment

### Table 20. Segment Descriptor Types

All accesses generated by the processor map to a segment descriptor. If MSR[IR] = 0 or MSR[DR] = 0 for an instruction or data access, respectively, then real addressing mode translation is performed. Otherwise, if T = 0 in the corresponding segment descriptor (and the address is not translated by the BAT mechanism), the access maps to memory space and page address translation is performed.

After a memory segment is selected, the processor creates the virtual address for the segment and searches for the PTE that dictates the physical page number to be used for the access. Note that I/O devices can be easily mapped into memory space and used as memory-mapped I/O.

### 2.1 Address Translation Overview

The following sections provide a brief overview of the page and direct-store segment address translation. For more information, refer to Chapter 7, "Memory Management," in *The Programming Environments Manual*.

### 2.1.1 Page Address Translation

The first step in page address translation for 64-bit implementations is the conversion of the 64-bit effective address of an access into the 80-bit virtual address. The virtual address is then used to locate the PTE in the page tables in memory. The physical page number is then extracted from the PTE and used in the formation of the physical address of the access.

The translation of an effective address to a physical address for 64-bit implementations is described briefly:

- Bits 0–35 of the effective address comprise the effective segment ID used to select a segment descriptor, from which the virtual segment ID (VSID) is extracted.
- Bits 36–51 of the effective address correspond to the page number within the segment; these are concatenated with the VSID from the segment descriptor to form the virtual page number (VPN). The VPN is used to search for the PTE in either an on-chip TLB or the page table. The PTE then provides the physical page number (RPN).
- Bits 52–63 of the effective address are the byte offset within the page; these are concatenated with the RPN field of a PTE to form the physical address used to access memory.

The translation of effective addresses to physical addresses for 32-bit implementations is similar to that for 64-bit implementations, except that 32-bit implementations index into an array of 16 segment registers instead of segment tables in memory to locate the segment descriptor, and the address ranges are obviously different. Thus, the address translation is as follows:

- Bits 0–3 of the effective address comprise the segment register number used to select a segment descriptor, from which the virtual segment ID (VSID) is extracted.
- Bits 4–19 of the effective address correspond to the page number within the segment; these are concatenated with the VSID from the segment descriptor to form the virtual page number (VPN). The VPN is used to search for the PTE in either an on-chip TLB or the page table. The PTE then provides the physical page number (RPN).
- Bits 20–31 of the effective address are the byte offset within the page; these are concatenated with the RPN field of a PTE to form the physical address used to access memory.

### 2.1.2 Direct-Store Segment Address Translation

As described for memory segments, all accesses generated by the processor (with translation enabled) that do not map to a BAT area, map to a segment descriptor. If T = 1 for the selected segment descriptor, the access maps to the direct-store interface, invoking a specific bus protocol for accessing some special-purpose I/O devices. Direct-store segments are provided for POWER compatibility. As the direct-store interface is present only for compatibility with existing I/O devices that used this interface and the direct-store interface protocol is not optimized for performance, its use is discouraged. Applications that require low-latency load/store access to external address space should use memory-mapped I/O, rather than the direct-store interface.

# 2.2 Segment Descriptor Definitions

The format of the segment descriptors is different for 64-bit and 32-bit implementations. Additionally, the fields in the segment descriptors are interpreted differently depending on the value of the T bit within the descriptor. When T = 1, the segment descriptor defines a direct-store segment.

### 2.2.1 STE Format—64-Bit Implementations

In 64-bit implementations, the segment descriptors reside as segment table entries (STEs) in hashed segment tables in memory. These STEs are generated and placed in segment tables in memory by the operating system. Each STE is a 128-bit entity (two double words) that maps one effective segment ID to one virtual segment ID. Information in the STE controls the segment table search process and provides input to the memory protection

										Cesen	/eu
	ESID	000000000000000000000000000000000000000	00000	0 0	V	т	Ks	Кр	Ν	0 0	0
0	35	36		55	56	57	58	59	60	61	63
	VSID			C	000	000	000	000	000	)	
0		51	52								63

mechanism. Figure 25 shows the format of both double words that comprise a T = 0 segment descriptor (or STE) in a 64-bit implementation.

#### Figure 25. STE Format—64-Bit Implementations

Table 21 lists the bit definitions for each double word in an STE.

Double Word	Bit	Name	Description	
0	0–35	ESID	Effective segment ID	
	36–55	—	Reserved	
	56	V	Entry valid (V = 1) or invalid (V = 0)	
	57	т	T = 0 selects this format	
	58	Ks	Supervisor-state protection key	
	59 Kp		User-state protection key	
60 N		N	No-execute protection bit	
	61–63	—	Reserved	
1	0–51	VSID	Virtual segment ID	
	52-63	_	Reserved	

Table 21. STE Bit Definitions for Page Address Translation—64-Bit Implementations

The Ks and Kp bits partially define the access protection for the pages within the segment. The virtual segment ID field is used as the high-order bits of the virtual page number (VPN).

The segment descriptors are programmed by the operating system and placed into segment tables in memory, although some processors may additionally have on-chip segment lookaside buffers (SLBs). These SLBs store copies of recently-used STEs that can be accessed quickly, providing increased overall performance.

### 2.2.1.1 Address Space Register (ASR)

The ASR contains the control information for the segment table structure in that it defines the highest order bits for the physical base address of the segment table. The format of the ASR is shown in Figure 26. The ASR contains bits 0–51 of the 64-bit physical base address of the segment table. Bits 52–56 of the STEG address are derived from the hashing function, (and bits 57–63 are zero at the beginning of a segment table search operation to point to the beginning of an STEG). Therefore, the beginning of the segment table lies on a  $2^{12}$  byte (4 Kbyte) boundary.

Note that unless all accesses to be performed by the processor can be translated by the BAT mechanism when address translation is enabled (MSR[DR] or MSR[IR] = 1), the ASR must point to a valid segment table. If the processor does not support 64 bits of physical address, software should write zeros to those unsupported bits in the ASR. Otherwise, a machine check exception can occur.

Additionally, values x0, 0x1000, and 0x2000 should not be used as segment table addresses as they correspond to areas of the exception vector table reserved for implementation-specific purposes.

	Reserved
Physical Address of Segment Table	0000000000000
0 51	52 63

#### Figure 26. ASR Register Format—64-Bit Implementations Only

### 2.2.2 Segment Descriptor Format—32-Bit Implementations

In 32-bit implementations, the segment descriptors are 32-bits long and reside in one of 16 segment registers. Figure 27 shows the format of a segment register used in page address translation (T = 0) in a 32-bit implementation.

	Т	Ks	Кр	Ν	0000		VSID
Ì	0	1	2	3	4	78	31

# Figure 27. Segment Register Format for Page Address Translation—32-Bit Implementations

Table 22 provides the corresponding bit definitions of the segment register in 32-bit implementations.

Reserved

# Table 22. Segment Register Bit Definition for Page Address Translation—32-Bit Implementations

Bit	Name	Description		
0	Т	T = 0 selects this format		
1	Ks	Supervisor-state protection key		
2	Кр	User-state protection key		
3	N	No-execute protection bit		
4–7	—	Reserved		
8–31	VSID	Virtual segment ID		

The Ks and Kp bits partially define the access protection for the pages within the segment. The virtual segment ID field is used as the high-order bits of the virtual page number (VPN).

The segment register instructions are summarized in Table 23. These instructions are privileged in that they are executable only while operating in supervisor mode.

Table 23. Segment Register Instructions—32-Bit Implementations Only

Instruction	Description	
mtsr SR,rS	Move to Segment Register SR[SR]← <b>r</b> S	
mtsrin rS,rB	Move to Segment Register Indirect SR[rB[0–3]]←rS	
mfsr rD,SR	Move from Segment Register rD←SR[SR]	
mfsrin rD,rB	Move from Segment Register Indirect rD←SR[rB[0–3]]	

### 2.2.3 Segment Descriptors for Direct-Store Segments

The format of many of the fields in the segment descriptors depends on the value of the T bit. Figure 28 shows the format of segment descriptors (residing as STEs in segment tables) that define direct-store segments for 64-bit implementations (T bit is set).

					Reserve	əd
000000000000	0000000000 V	Т	Ks	Кр	0000	
35 36	55 56	6 57	58	59	60	63
Controller-Specific Inform	ation					
						63
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000000000000000000000000000000000000	000000000000000000000000000000000000	000000000000000000000000000000000000	000000000000000000000000000000000000	Reserve           000000000000000000000000000000000000

# Figure 28. Segment Descriptor Format for Direct-Store Segments—64-Bit Implementations

Table 24 shows the bit definitions for the segment descriptors when the T bit is set for 64bit implementations.

Table 24. Segment Descriptor	<b>Bit Definitions for</b>	Direct-Store	Segments-	-64-Bit
	Implementations			

Double Word	Bit	Name	Description
0	0–35	ESID	Effective segment ID
	36–55	_	Reserved
	56	v	Entry valid (V = 1) or invalid (V = 0)
	57	т	T = 0 selects this format
	58 Ks		Supervisor-state protection key
	59	Кр	User-state protection key
	61–63	-	Reserved
1	0–63	—	Device specific data for I/O controller

In 32-bit implementations, the segment descriptors reside in one of 16 segment registers. Figure 29 shows the register format for the segment registers when the T bit is set for 32-bit implementations.

٦	Гĸ	(s K	ίp	BUID		Controller-Specific Information	
C	1	1 2	2	3	11 12		31

# Figure 29. Segment Register Format for Direct-Store Segments—32-Bit Implementations

Table 25 shows the bit definitions for the segment registers when the T bit is set for 32-bit implementations.

Bit	Name	Description
0	т	T = 1 selects this format.
1	Ks	Supervisor-state protection key
2	Кр	User-state protection key
3–11	BUID	Bus unit ID
12–31	_	Device specific data for I/O controller

Table 25. Segment Register Bit Definitions for Direct-Store Segments

### 2.3 Page Table Entry (PTE) Definitions

Page table entries (PTEs) are generated and placed in page tables in memory by the operating system. The PowerPC OEA defines similar PTE formats for both 64- and 32-bit implementations in that the same fields are defined. However, 64-bit implementations define PTEs that are 128 bits in length while 32-bit implementations define PTEs that are 64 bits in length. Additionally, care must be taken when programming for both 64 and 32-bit implementations, as the bit placements of some fields are different. Some of the fields are defined as follows:

- The virtual segment ID field corresponds to the high-order bits of the virtual page number (VPN), and, along with the H, V, and API fields, it is used to locate the PTE (used as match criteria in comparing the PTE with the segment information).
- The R and C bits maintain history information for the page.
- The WIMG bits define the memory/cache control mode for accesses to the page.
- The PP bits define the remaining access protection constraints for the page.

Conceptually, the page table in memory must be searched to translate the address of every reference.

### 2.3.1 PTE Format for 64-Bit Implementations

In 64-bit implementations, each PTE is a 128-bit entity (two double words) that maps a virtual page number (VPN) to a physical page number (RPN). Information in the PTE is used in the page table search process (to determine a page table hit) and provides input to

the memory protection mechanism. Figure 30 shows the format of the two double words that comprise a PTE for 64-bit implementations.

						L	R	eserv	/ed
0		51	52	56	57		61	62	63
	VSID		API			00000	)	н	V
RPN			000	R	С	WIMG	0	Р	P
0		51	52 54	55	56	57 60	) 61	62	63

#### Figure 30. Page Table Entry Format—64-Bit Implementations

Table 26 lists the corresponding bit definitions for each double word in a PTE as defined above.

Table 26. PTE Bit Definitions—64-Bit Implementations

Double Word	Bit	Name	Description
0	0–51	VSID	Virtual segment ID—corresponds to the high-order bits of the virtual page number (VPN)
	52–56	API	Abbreviated page index
	57–61	—	Reserved
	62	н	Hash function identifier
	63	V	Entry valid (V = 1) or invalid (V = 0)
1	1 0–51 RPN		Physical page number
	52–54	_	Reserved
	55	R	Referenced bit
	56	С	Changed bit
	57–60	WIMG	Memory/cache access control bits
	61	_	Reserved
	62–63	PP	Page protection bits

The PTE contains an abbreviated page index rather than the complete page index field because at least 11 of the low-order bits of the page index are used in the hash function to select a PTE group (PTEG) address (PTEG addresses define the location of a PTE). Therefore, these 11 lower-order bits are not repeated in the PTEs of that PTEG.

### 2.3.2 PTE Format for 32-Bit Implementations

Figure 31 shows the format of the two words that comprise a PTE for 32-bit implementations.



#### Figure 31. Page Table Entry Format—32-Bit Implementations

Table 27 lists the corresponding bit definitions for each word in a PTE as defined above.

Word	Bit	Name	Description
0	0	V	Entry valid (V = 1) or invalid (V = 0)
	1–24	VSID	Virtual segment ID
	25	н	Hash function identifier
	26–31	API	Abbreviated page index
1	0–19	RPN	Physical page number
	20–22	—	Reserved
	23	R	Referenced bit
	24	С	Changed bit
	25–28	WIMG	Memory/cache control bits
	29	_	Reserved
	30–31	PP	Page protection bits

Table 27. PTE Bit Definitions—32-Bit Implementations

In this case, the PTE contains an abbreviated page index rather than the complete page index field because at least ten of the low-order bits of the page index are used in the hash function to select a PTEG address (PTEG addresses define the location of a PTE). Therefore, these ten lower-order bits are not repeated in the PTEs of that PTEG.

### 2.3.3 SDR1 Register Definitions

The SDR1 register contains the control information for the page table structure in that it defines the highest order bits for the physical base address of the page table and it defines the size of the table. The format of the SDR1 register differs for 64-bit and 32-bit implementations, as shown below.

#### 2.3.3.1 SDR1 Register Definition for 64-Bit Implementations

The format of the SDR1 register for a 64-bit implementation is shown in Figure 32 and the bit settings are described in Table 28.

			Reserv	/ed
HTABORG	00000	000000000	HTABSIZ	ZE
0 45	46	58	59	63

#### Figure 32. SDR1 Register Format—64-Bit Implementations

Table 28. SDR1 Register Bit Settings—64-Bit Implementations

Bits	Name	Description
0–45	HTABORG	Physical base address of page table
46–58	-	Reserved
59-63	HTABSIZE	Encoded size of page table (used to generate mask)

The HTABORG field in SDR1 contains the high-order 46 bits of the 64-bit physical address of the page table. Therefore, the beginning of the page table lies on a 2<sup>18</sup> byte (256 Kbyte) boundary at a minimum. If the processor does not support 64 bits of physical address, software should write zeroes to those unsupported bits in the HTABORG field (as the implementation treats them as reserved). Otherwise, a machine check exception can occur.

A page table can be any size  $2^n$  bytes where  $18 \le n \le 46$ . The HTABSIZE field in SDR1 contains an integer value that specifies how many bits from the output of the hashing function are used as the page table index. HTABSIZE is used to generate a mask of the form 0b00...011...1 (a string of (HTABSIZE – 28) 0 bits followed by a string of 1 bits). As the table size increases, more bits are used from the output of the hashing function to index into the table. The 1 bits in the mask determine how many additional bits (beyond the minimum of 11) from the hash are used in the index; the HTABORG field must have this same number of lower-order bits equal to 0.

#### 2.3.3.2 SDR1 Register Definition for 32-Bit Implementations

The format of SDR1 for 32-bit implementations is similar to that of 64-bit implementations except that the register size is 32 bits and the HTABMASK field is programmed explicitly into SDR1. Additionally, the address ranges correspond to a 32-bit physical address and the range of page table sizes is smaller. Figure 33 shows the format of the SDR1 register for 32-bit implementations; the bit settings are described in Table 29.

Reserved

	HTABORG		0000000		HTABMASK	
0	15	16	22	23		31

Figure 33. SDR1 Register Format—32-Bit Implementations

Table 29.	SDR1	Register	Bit	Settings-	-32-Bit	Implen	nentations

Bits	Name	Description
0–15 HTABORG		Physical base address of page table
16–22	-	Reserved
23–31	HTABMASK	Mask for page table address

The HTABORG field in SDR1 contains the high-order 16 bits of the 32-bit physical address of the page table. Therefore, the beginning of the page table lies on a  $2^{16}$  byte (64 Kbyte) boundary at a minimum. As with 64-bit implementations, if the processor does not support 32 bits of physical address, software should write zeroes to those unsupported bits in the HTABORG field (as the implementation treats them as reserved). Otherwise, a machine check exception can occur.

A page table can be any size  $2^n$  bytes where  $16 \le n \le 25$ . The HTABMASK field in SDR1 contains a mask value that determines how many bits from the output of the hashing function are used as the page table index. This mask must be of the form 0b00...011...1 (a string of 0 bits followed by a string of 1 bits). As the table size increases, more bits are used from the output of the hashing function to index into the table. The 1 bits in HTABMASK determine how many additional bits (beyond the minimum of 10) from the hash are used in the index; the HTABORG field must have the same number of lower-order bits equal to 0 as the HTABMASK field has lower-order bits equal to 1.

### Part 3 Exception Vectors

Exceptions, and conditions that cause them, are listed in Table 30.

Exception Type	Vector Offset (hex)	Causing Conditions
Reserved	00000	-
System reset	00100	The causes of system reset exceptions are implementation-dependent. If the conditions that cause the exception also cause the processor state to be corrupted such that the contents of SRR0 and SRR1 are no longer valid or such that other processor resources are so corrupted that the processor cannot reliably resume execution, the copy of the RI bit copied from the MSR to SRR1 is cleared.
Machine check	00200	The causes for machine check exceptions are implementation-dependent, but typically these causes are related to conditions such as bus parity errors or attempting to access an invalid physical address. Typically, these exceptions are triggered by an input signal to the processor. Note that not all processors provide the same level of error checking. The machine check exception is disabled when MSR[ME] = 0. If a machine check exception condition exists and the ME bit is cleared, the processor goes into the checkstop state. If the conditions that cause the exception also cause the processor state to be corrupted such that the contents of SRR0 and SRR1 are no longer valid or such that other processor resources are so corrupted that the processor cannot reliably resume execution, the copy of the RI bit copied from the MSR to SRR1 is cleared.
DSI	00300	A DSI exception occurs when a data memory access cannot be performed. Such accesses can be generated by load/store instructions, certain memory control instructions, and certain cache control instructions. For more detailed information, refer to Chapter 6, "Exceptions," in <i>The Programming Environments</i> <i>Manual</i> .
ISI 00400		An ISI exception occurs when an instruction fetch cannot be performed. For more detailed information, refer to Chapter 6, "Exceptions," in <i>The Programming</i> <i>Environments Manual.</i>
External interrupt	00500	An external interrupt is generated only when an external exception is pending (typically signaled by a signal defined by the implementation) and the interrupt is enabled (MSR[EE] = 1).
Alignment	00600	An alignment exception may occur when the processor cannot perform a memory access because of alignment or endian reasons. Note that an implementation is allowed to perform the operation correctly and not cause an alignment exception. For more detailed information, refer to Chapter 6, "Exceptions," in <i>The Programming Environments Manual</i> .
Program	00700	A program exception is caused conditions which correspond to bit settings in SRR1 and arise during execution of an instruction. For more detailed information, refer to Chapter 6, "Exceptions," in <i>The Programming Environments Manual.</i>
Floating-point unavailable	00800	A floating-point unavailable exception is caused by an attempt to execute a floating-point instruction (including floating-point load, store, and move instructions) when the floating-point available bit is cleared, MSR[FP] = 0.

#### Table 30. Exceptions and Conditions

Exception Type	Vector Offset (hex)	Causing Conditions
Decrementer	00900	The decrementer interrupt exception is taken if the interrupt is enabled and the exception is pending. The exception is created when the most significant bit changes from 0 to 1. If it is not enabled, the exception remains pending until it is taken .
Reserved 00A00		Reserved for implementation-specific exceptions. For example, the PowerPC 601 microprocessor uses this vector offset for direct-store exceptions.
Reserved	00B00	-
System call	00C00	A system call exception occurs when a System Call $(\boldsymbol{sc})$ instruction is executed.
Trace	00D00	The trace exception is optional. It occurs if either the MSR[SE] = 1 and any instruction (except <b>rfi</b> ) successfully completed or MSR[BE] = 1 and a branch instruction is completed.
Floating-Point Assist	00E00	The floating-point assist exception is optional. This exception can be used to provide software assistance for infrequent and complex floating-point operations such as denormalization.
Reserved	00E10-00FFF	-
Reserved	01000-02FFF	Reserved for implementation-specific exceptions.

Table 30. Exceptions and Conditions (Continued)

### Part 4 PowerPC Instruction Set

The following sections include an instruction field summary, a list of split-field notation and conventions, and the entire PowerPC instruction set, sorted by mnemonic and opcode.

# 4.1 Instruction Field Summary

Table 31 describes the instruction fields used in the various instruction formats.

Field	Description
AA (30)	<ul> <li>Absolute address bit.</li> <li>The immediate field represents an address relative to the current instruction address (CIA). The effective (logical) address of the branch is either the sum of the LI field sign-extended to 64 bits and the address of the branch instruction or the sum of the BD field sign-extended to 64 bits and the address of the branch instruction.</li> <li>The immediate field represents an absolute address. The effective address (EA) of the branch is the LI field sign-extended to 64 bits or the BD field sign-extended to 64 bits.</li> <li>Note: The LI and BD fields are sign-extended to 32 bits in 32-bit implementations.</li> </ul>
BD (16–29)	Immediate field specifying a 14-bit signed two's complement branch displacement that is concatenated on the right with 0b00 and sign-extended to 64 bits (32 bits in 32-bit implementations).
BI (11–15)	Field used to specify a bit in the CR to be used as the condition of a branch conditional instruction.
BO (6–10)	Field used to specify options for the branch conditional instructions.

Table 31. Instruction Syntax Conventions

### Table 31. Instruction Syntax Conventions (Continued)

Field	Description
<b>crb</b> A (11–15)	Field used to specify a bit in the CR to be used as a source.
<b>crb</b> B (16–20)	Field used to specify a bit in the CR to be used as a source.
<b>crb</b> D (6–10)	Field used to specify a bit in the CR, or in the FPSCR, as the destination of the result of an instruction.
<b>crf</b> D (6-8)	Field used to specify one of the CR fields, or one of the FPSCR fields, as a destination.
crfS (11-13)	Field used to specify one of the CR fields, or one of the FPSCR fields, as a source.
CRM (12–19)	Field mask used to identify the CR fields that are to be updated by the mtcrf instruction.
d (16–31)	Immediate field specifying a 16-bit signed two's complement integer that is sign-extended to 64 bits (32 bits in 32-bit implementations).
ds (16–29)	Immediate field specifying a 14-bit signed two's complement integer which is concatenated on the right with 0b00 and sign-extended to 64 bits. This field is defined in 64-bit implementations only.
FM (7–14)	Field mask used to identify the FPSCR fields that are to be updated by the mtfsf instruction.
frA (11-15)	Field used to specify an FPR as a source.
frB (16–20)	Field used to specify an FPR as a source.
frC (21-25)	Field used to specify an FPR as a source.
frD (6-10)	Field used to specify an FPR as the destination.
frS (6–10)	Field used to specify an FPR as a source.
IMM (16–19)	Immediate field used as the data to be placed into a field in the FPSCR.
L (10)	Field used to specify whether an integer compare instruction is to compare 64-bit numbers or 32- bit numbers. This field is defined in 64-bit implementations only.
LI (6–29)	Immediate field specifying a 24-bit signed two's complement integer that is concatenated on the right with 0b00 and sign-extended to 64 bits (32 bits in 32-bit implementations).
LK (31)	<ul> <li>Link bit.</li> <li>Does not update the link register (LR).</li> <li>Updates the LR. If the instruction is a branch instruction, the address of the instruction following the branch instruction is placed into the LR.</li> </ul>
MB (21–25) and ME (26–30)	Fields used in rotate instructions to specify a 64-bit mask (32 bits in 32-bit implementations) consisting of 1 bits from bit MB + 32 through bit ME + 32 inclusive, and 0 bits elsewhere.
NB (16–20)	Field used to specify the number of bytes to move in an immediate string load or store.
OE (21)	Used for extended arithmetic to enable setting OV and SO in the XER.
OPCD (0-5)	Primary opcode field.
<b>r</b> A (11–15)	Field used to specify a GPR to be used as a source or destination.
<b>r</b> B (16–20)	Field used to specify a GPR to be used as a source.

### Table 31. Instruction Syntax Conventions (Continued)

Field	Description
Rc (31)	<ul> <li>Record bit.</li> <li>Does not update the condition register (CR).</li> <li>Updates the CR to reflect the result of the operation.</li> <li>For integer instructions, CR bits 0–2 are set to reflect the result as a signed quantity and CR bit 3 receives a copy of the summary overflow bit, XER[SO]. The result as an unsigned quantity or a bit string can be deduced from the EQ bit. For floating-point instructions, CR bits 4–7 are set to reflect floating-point exception, floating-point enabled exception, floating-point invalid operation exception, and floating-point overflow exception. (Note that the architecture specification refers to exceptions also as interrupts.)</li> </ul>
<b>r</b> D (6–10)	Field used to specify a GPR to be used as a destination.
<b>r</b> S (6–10)	Field used to specify a GPR to be used as a source.
SH (16–20)	Field used to specify a shift amount.
SIMM (16–31)	Immediate field used to specify a 16-bit signed integer.
SR (12–15)	Field used to specify one of the 16 segment registers (32-bit implementations only).
TO (6–10)	Field used to specify the conditions on which to trap.
UIMM (16–31)	Immediate field used to specify a 16-bit unsigned integer.
XO (21–29, 21–30, 22–30, 26–30, 27–29, 27–30, or 30–31)	Extended opcode field. Bits 21–29, 27–29, 27–30, 30–31 pertain to 64-bit implementations only.

Split fields—mb, me, sh, spr, and tbr—are described in Table 32.

Table 32.	Split-Field	Notation and	Conventions
-----------	-------------	--------------	-------------

Field	Description
mb (21–26)	Field used in rotate instructions to specify the first 1 bit of a 64-bit mask (32 bits in 32-bit implementations). This field is defined in 64-bit implementations only.
me (21–26)	Field used in rotate instructions to specify the last 1 bit of a 64-bit mask (32 bits in 32-bit implementations). This field is defined in 64-bit implementations only.
sh (16–20) and sh (30)	Fields used to specify a shift amount (64-bit implementations only).
spr (11–20)	Field used to specify a special purpose register for the <b>mtspr</b> and <b>mfspr</b> instructions.
tbr (11-20)	Field used to specify either the time base lower (TBL) or time base upper (TBU).

### 4.2 PowerPC Instruction Set Listings

This section lists the PowerPC architecture's instruction set. Instructions are sorted by mnemonic and opcode. Note that split fields, that represent the concatenation of sequences from left to right, are shown in lowercase.

Table 33 lists the instructions implemented in the PowerPC architecture in alphabetical order by mnemonic.



Name	0	6 7 8	9	10	11 12 13 14	15	16 17	18 19	20	21	22 23	24	25 26 27	7 28	29 30	31
addx	31	D			А			В		OE			266			Rc
addcx	31	D			А			В		OE	DE 10					Rc
addex	31	D			А			В		OE			138			Rc
addi	14	D			А			SIMM								
addic	12	D			А						SI	ИΝ				
addic.	13	D			A						SI	ИN				
addis	15	D			А					SI	ИΝ					
addmex	31	D			A		0 0	0000		OE			234			Rc
addzex	31	D			A		0 0	0000		OE			202			Rc
andx	31	S			A			В			28					Rc
andcx	31	S			A			В			60					Rc
andi.	28	S			A						UIMM					
andis.	29	S			A					UIMM						
<b>b</b> x	18						LI					AA	۱LK			
bc <i>x</i>	16	BC			BI						BD				AA	۱LK
bcctr <i>x</i>	19	BC			BI		0 0	0000					528			LK
bclr <i>x</i>	19	BC			BI		0 0	0000					16			LK
cmp	31	crfD	0	L	A			В					0			0
cmpi	11	crfD	0	L	A						SI	ИN				
cmpl	31	crfD	0	L	A			В					32			0
cmpli	10	crfD	0	L	A						UII	MM				
cntlzdx <sup>4</sup>	31	S			A		0 0	0000			58					Rc
cntlzw <i>x</i>	31	S			A		0 0	0000					26			Rc
crand	19	crbl	)		crbA		0	crbB					257			0

#### Table 33. Complete Instruction List Sorted by Mnemonic

PowerPC Microprocessor Family: The Programmer's Reference Guide

Name	0	678	9 10	11 12 13 14 15	16 17 18 19 20	21	22 23 24 25	26 27 28 29 30	) 31
crandc	19	crbE	)	crbA	crbB		12	29	0
creqv	19	crbE	)	crbA	crbB		28	39	0
crnand	19	crbE	)	crbA	crbB		22	25	0
crnor	19	crbE	)	crbA	crbB		3	3	0
cror	19	crbE	)	crbA	crbB		44	19	0
crorc	19	crbE	)	crbA	crbB		41	7	0
crxor	19	crbE	)	crbA	crbB		19	93	0
dcbf	31	0000	0 0	А	В		8	6	0
dcbi <sup>1</sup>	31	0000	0 0	A	В		47	0	0
dcbst	31	0000	0 0	A	В		5	4	0
dcbt	31	0000	0 0	A	В		27	78	0
dcbtst	31	0000	0 0	A	В		24	16	0
dcbz	31	0000	0 0	A	В		10	14	0
divdx <sup>4</sup>	31	D		А	В	OE		489	Rc
divdux <sup>4</sup>	31	D		А	В	OE	OE 457		Rc
divw <i>x</i>	31	D		А	В	OE		491	Rc
divwu <i>x</i>	31	D		A	В	OE		459	Rc
eciwx	31	D		А	В		31	0	0
ecowx	31	S		А	В		43	38	0
eieio	31	0000	0 0	00000	00000		85	54	0
eqv <i>x</i>	31	S		А	В		28	34	Rc
extsb <i>x</i>	31	S		А	00000		95	54	Rc
extsh <i>x</i>	31	S		А	00000		92	22	Rc
extswx <sup>4</sup>	31	S		А	00000		98	36	Rc
fabs <i>x</i>	63	D		00000	В		26	64	Rc
faddx	63	D		А	в		00000	21	Rc
faddsx	59	D		А	В		00000	21	Rc
fcfidx <sup>4</sup>	63	D		00000	В		84	16	Rc
fcmpo	63	crfD	00	А	В		3	2	0
fcmpu	63	crfD	00	А	В		C	)	0
fctidx <sup>4</sup>	63	D		00000	В		81	4	Rc
fctidzx <sup>4</sup>	63	D		00000	В		81	5	Rc
fctiw <i>x</i>	63	D		00000	В		1	4	Rc

Name	0	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29	30 31
fctiwz <i>x</i>	63	D	00000	В	1	5	Rc
f <b>div</b> x	63	D	А	В	00000	18	Rc
fdivs <i>x</i>	59	D	А	В	00000	18	Rc
fmaddx	63	D	А	В	С	29	Rc
fmadds <i>x</i>	59	D	А	В	С	29	Rc
fmrx	63	D	00000	В	7	Rc	
fmsubx	63	D	A	В	С	28	Rc
fmsubsx	59	D	А	В	С	28	Rc
fmulx	63	D	А	00000	С	25	Rc
fmulsx	59	D	А	00000	С	25	Rc
fnabs <i>x</i>	63	D	00000	В	1:	36	Rc
fneg <i>x</i>	63	D	00000	В	4	0	Rc
fnmaddx	63	D	А	В	С	31	Rc
fnmaddsx	59	D	А	В	С	31	Rc
fnmsub <i>x</i>	63	D	А	В	С	30	Rc
fnmsubsx	59	D	А	В	С	30	Rc
fresx <sup>5</sup>	59	D	00000	В	00000	24	Rc
frsp <i>x</i>	63	D	00000	В	1	2	Rc
frsqrtex <sup>5</sup>	63	D	00000	В	00000	26	Rc
fselx <sup>5</sup>	63	D	А	В	С	23	Rc
fsqrtx <sup>5</sup>	63	D	00000	В	00000	22	Rc
fsqrtsx <sup>5</sup>	59	D	00000	В	00000	22	Rc
fsubx	63	D	А	В	00000	20	Rc
fsubsx	59	D	А	В	00000	20	Rc
icbi	31	00000	А	В	98	32	0
isync	19	00000	00000	00000	1:	50	0
lbz	34	D	А		d		
lbzu	35	D	А		d		
lbzux	31	D	А	В	1.	19	0
lbzx	31	D	А	В	8	7	0
ld <sup>4</sup>	58	D	A		ds		0
Idarx <sup>4</sup>	31	D	A	В	8	4	0
ldu <sup>4</sup>	58	D	A		ds		1

Name	0	6 7 8	9 10	11 12 13	14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 3	0 31		
ldux <sup>4</sup>	31	D		A		В	53	0		
ldx <sup>4</sup>	31	D		A		В	21	0		
lfd	50	D		A			d			
lfdu	51	D		A		d				
lfdux	31	D		А		В	631	0		
lfdx	31	D		A		В	599	0		
lfs	48	D		А			d			
lfsu	49	D		A			d			
lfsux	31	D		A		В	567	0		
lfsx	31	D		А		В	535	0		
lha	42	D		A			d			
lhau	43	D		А			d			
lhaux	31	D		A		В	375	0		
lhax	31	D		А		В	343	0		
lhbrx	31	D		A		В	790	0		
lhz	40	D		A	d					
lhzu	41	D		A			d			
lhzux	31	D		А		В	311	0		
lhzx	31	D		A		В	279	0		
lmw <sup>3</sup>	46	D		А		d				
lswi <sup>3</sup>	31	D		A		NB	597	0		
lswx <sup>3</sup>	31	D		A		В	533	0		
Iwa <sup>4</sup>	58	D		A			ds	2		
lwarx	31	D		A		В	20	0		
Iwaux <sup>4</sup>	31	D		A		В	373	0		
Iwax 4	31	D		A		В	341	0		
lwbrx	31	D		A		В	534	0		
lwz	32	D		A			d			
lwzu	33	D		A			d			
lwzux	31	D		A		В	55	0		
lwzx	31	D		A		В	23	0		
mcrf	19	crfD	00	crfS	00	00000	0	0		
mcrfs	63	crfD	00	crfS	00	00000	64	0		

Name	0	6789	10	11	12 13 14	15	16 17 18 19	20	21	22 23 24 25 26	27 28 29 30	31
mcrxr	31	crfD 0	0		00000		00000			512		0
mfcr	31	D			00000		00000			19		0
mffsx	63	D		00000			00000		583			Rc
mfmsr <sup>1</sup>	31	D	_		00000		00000			83		0
mfspr <sup>2</sup>	31	D				sp	pr			339		0
mfsr <sup>1,6</sup>	31	D		0	SR		00000			595		0
mfsrin <sup>1,6</sup>	31	D	_		00000		В			659		0
mftb	31	D				tt	or			371		0
mtcrf	31	S	_	0		CF	RM	0		144		0
mtfsb0 <i>x</i>	63	crbD			00000		00000			70		Rc
mtfsb1 <i>x</i>	63	crbD		00000			00000			38		Rc
mtfsf <i>x</i>	63	0	F	M		0	В			711		Rc
mtfsfi <i>x</i>	63	crfD 0	0	00000			IMM	0	_	134		Rc
mtmsr <sup>1</sup>	31	s	_	00000			00000			146		0
mtspr <sup>2</sup>	31	s		sp			or			467		0
mtsr <sup>1,6</sup>	31	S	_	0 SR		00000			210		0	
mtsrin <sup>1,6</sup>	31	S			00000		В		_	242		0
mulhdx <sup>4</sup>	31	D			А		В		0	73		Rc
mulhdux <sup>4</sup>	31	D			А		В		0	9		Rc
mulhwx	31	D			А		В		0	75		Rc
mulhwux	31	D			А		В		0	11		Rc
mulldx <sup>4</sup>	31	D			А		В		OE	233	j.	Rc
mulli	7	D			А					SIMM		
mullwx	31	D			А		В	-	OE	235	,	Rc
nandx	31	S			А		В			476		Rc
negx	31	D			А		00000	0	OE	104	r	Rc
norx	31	S			А		В			124		Rc
orx	31	S			А		В			444		Rc
orcx	31	S			А		В			412		Rc
ori	24	S			А					UIMM		
oris	25	S			А					UIMM		
rfi <sup>1</sup>	19	00000			00000		00000			50		0
rldclx <sup>4</sup>	30	S			А		В			mb	8	Rc

Name	0	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26	27 28 29	30	31
rldcrx <sup>4</sup>	30	S	А	В	me	9		Rc
rldicx <sup>4</sup>	30	S	А	sh	mb	2	sh	Rc
rldiclx <sup>4</sup>	30	S	А	sh	mb	0	sh	Rc
rldicrx <sup>4</sup>	30	S	А	sh	me	1	sh	Rc
rldimix <sup>4</sup>	30	S	А	sh	mb	3	sh	Rc
<b>rlwimi</b> x	20	S	А	SH	MB	ME		Rc
<b>rlwinm</b> <i>x</i>	21	S	А	SH	MB	ME		Rc
<b>rlwnm</b> <i>x</i>	23	S	А	В	MB	ME		Rc
sc	17	00000	00000	0000	000000000000000000000000000000000000000	1	1	0
slbia 1,4,5	31	00000	00000	00000	498			0
slbie <sup>1,4,5</sup>	31	00000	00000	В	434			0
sldx <sup>4</sup>	31	S	А	В	27			Rc
slwx	31	S	А	В	24			Rc
sradx <sup>4</sup>	31	S	А	В	794			Rc
sradix <sup>4</sup>	31	S	А	sh	413		sh	Rc
srawx	31	S	А	В	792			Rc
srawi <i>x</i>	31	S	А	SH	824			Rc
srdx <sup>4</sup>	31	S	А	В	539			Rc
srw <i>x</i>	31	S	А	В	536			Rc
stb	38	S	А		d			
stbu	39	S	А		d			
stbux	31	S	А	В	247			0
stbx	31	S	А	В	215			0
std <sup>4</sup>	62	S	А		ds		0	)
stdcx. 4	31	S	А	В	214			1
stdu <sup>4</sup>	62	S	А		ds		1	1
stdux 4	31	S	А	В	181			0
stdx <sup>4</sup>	31	S	A	В	149			0
stfd	54	S	А		d			
stfdu	55	S	А		d			
stfdux	31	S	А	В	759			0
stfdx	31	S	А	В	727			0
stfiwx 5	31	S	А	В	983			0

Name	0	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21	22 23 24 25 26 27 28 29 30	J 31		
stfs	52	S	А			d			
stfsu	53	S	А			d			
stfsux	31	S	А	В		695	0		
stfsx	31	S	А	В		663	0		
sth	44	S	А			d			
sthbrx	31	S	А	В		918	0		
sthu	45	S	A			d			
sthux	31	S	A	В		439	0		
sthx	31	S	A	В		407	0		
stmw <sup>3</sup>	47	S	A			d			
stswi <sup>3</sup>	31	S	A	NB		725	0		
stswx <sup>3</sup>	31	S	A	В		661	0		
stw	36	S	А						
stwbrx	31	S	A	В		662	0		
stwcx.	31	S	А	В		150	1		
stwu	37	S	А			d			
stwux	31	S	А	В		0			
stwx	31	S	А	В		151	0		
subfx	31	D	А	В	OE	40	Rc		
subfcx	31	D	А	В	OE	8	Rc		
subfex	31	D	А	В	OE	136	Rc		
subfic	08	D	А			SIMM			
subfmex	31	D	А	00000	OE	232	Rc		
subfzex	31	D	А	00000	OE	200	Rc		
sync	31	00000	00000	00000		598	0		
td <sup>4</sup>	31	то	А	В		68	0		
tdi <sup>4</sup>	02	то	А			SIMM			
tlbia <sup>1,5</sup>	31	00000	00000	00000		370	0		
tlbie <sup>1,5</sup>	31	00000	00000	В		306	0		
tlbsync <sup>1,5</sup>	31	00000	00000	00000		566	0		
tw	31	то	А	В		4	0		
twi	03	то	А			SIMM			
xorx	31	S	A	В		316	Rc		

Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	-	-		_	-																						-

xori	26	S	А	UIMM
xoris	27	S	А	UIMM

<sup>1</sup> Supervisor-level instruction
 <sup>2</sup> Supervisor- and user-level instruction
 <sup>3</sup> Load and store string or multiple instruction
 <sup>4</sup> 64-bit instruction
 <sup>5</sup> Optional instruction

<sup>6</sup> 32-bit instruction only

Table 34 lists the instructions defined in the PowerPC architecture in numeric order by opcode.

Key:	
	Reserved bits

#### Table 34. Complete Instruction List Sorted by Opcode

0	5	678	9	10	11 12 13	14 15	16 17	18 19 3	20	21 22	23 2	4 25	26	27 28	29	30	31
000010		то			A						SIM	М					
000011		то			A						SIM	М					
000111		D			A		SIMM										
001000		D			A						SIM	М					
001010		crfD	0	L	A						UIM	М					
001011		crfD	0	L	A						SIM	М					
001100		D			A						SIM	М					
001101		D			A						SIM	М					
001110		D			A		SIMM										
001111		D			A	A SIMM											
010000		BO			BI	BI BD					BD					AA	LK
010001		000	0 0		000	0 0		000	00	000	000	000	000			1	0
010010							L	_1								AA	LK
010011		crfD	0	0	crfS	00	0 0	0000			000	000	000	000			0
010011		BO			BI		0 (	0000			000	000	010	000			LK
010011		crbE	)		crb/	4	(	crbB			000	001	00	001			0
010011		000	0 0		000	0 0	0 0	0000			000	001	10	010			0
010011		crbE	)		crb/	4	(	crbB	001000001							0	
010011		000	0 0		000	0 0	0 0	0000		0010010110							0
010011		crbE	crbD			4	(	crbB		001100001						0	
	0 0 0 0 0 0 1 0 0 0 0 0 1 1 0 0 0 0 1 1 0 0 1 0 0 0 0 0 1 0 1 0 0 0 1 0 1 1 0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 1 1 0 1 0 0 1 1	0         5           000010         000011           000011         000011           001000         001010           001010         001010           0010101         001100           001100         001101           001100         001110           001101         001000           0010001         010011           010011         010011           010011         010011           010011         010011           010011         010011	0         5         6         7         8           0         0         0         0         100000         100000           0         0         0         0         0         0         100000         100000         000000         000000         000000         000000         000000         000000         000000         000000         000000         000000         000000         0000000         0000000         0000000         0000000         0000000         0000000         0000000         0000000         0000000         00000000         00000000         00000000         00000000         000000000         00000000         000000000         0000000000         0000000000000         00000000000000         00000000000000000000         000000000000000000000000000000000000	0     5     6     7     8     9       0     0     0     10     10     10       0     0     0     1     1     1       0     0     0     0     0     0     0       0     0     0     0     0     0     0       0     0     0     0     0     0     0       0     0     0     0     0     0     0       0     0     1     0     0     0     0       0     0     1     0     0     0     0       0     0     0     0     0     0     0       0     0     0     0     0     0     0       0     0     0     0     0     0     0       0     0     0     0     0     0     0       0     0     0     0     0     0     0	$\begin{array}{c c c c c c c } 0 & & & & & 5 & & 6 & 7 & 8 & 9 & 10 \\ \hline 0 & 0 & 0 & 0 & 10 & & \\ \hline 0 & 0 & 0 & 0 & 11 & & \\ \hline 0 & 0 & 0 & 0 & 11 & & \\ \hline 0 & 0 & 0 & 0 & 0 & \\ \hline 0 & 0 & 10 & 0 & 0 & \\ \hline 0 & 0 & 10 & 0 & & \\ \hline 0 & 0 & 11 & 0 & & \\ \hline 0 & 0 & 11 & 0 & & \\ \hline 0 & 0 & 0 & 11 & 0 & & \\ \hline 0 & 0 & 0 & 11 & 0 & & \\ \hline 0 & 0 & 0 & 11 & 1 & & \\ \hline 0 & 0 & 0 & 11 & 1 & & \\ \hline 0 & 0 & 0 & 11 & 1 & & \\ \hline 0 & 0 & 0 & 11 & 1 & & \\ \hline 0 & 0 & 0 & 11 & & \\ \hline 0 & 0 & 0 & 0 & & \\ \hline 0 & 1 & 0 & 0 & 1 & \\ \hline 0 & 1 & 0 & 0 & 1 & \\ \hline 0 & 1 & 0 & 0 & 1 & \\ \hline 0 & 1 & 0 & 0 & 1 & \\ \hline 0 & 1 & 0 & 0 & 1 & \\ \hline 0 & 1 & 0 & 0 & 1 & \\ \hline 0 & 1 & 0 & 0 & 1 & \\ \hline 0 & 1 & 0 & 0 & 1 & \\ \hline 0 & 1 & 0 & 0 & 1 & \\ \hline \end{array}$	$\begin{array}{c c c c c c c } 0 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 \\ \hline 0 & 0 & 0 & 10 & 1 & 10 & 11 & 12 & 13 \\ \hline 0 & 0 & 0 & 10 & 1 & 12 & 13 \\ \hline 0 & 0 & 0 & 10 & 1 & 12 & 13 \\ \hline 0 & 0 & 0 & 10 & 1 & 12 & 13 \\ \hline 0 & 0 & 0 & 11 & 12 & 13 & 10 & 11 & 12 & 13 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0$	$\begin{array}{c c c c c c } 0 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 \\ \hline 0 & 0 & 0 & 0 & 1 & 12 & 13 & 14 & 15 \\ \hline 0 & 0 & 0 & 10 & 1 & 12 & 13 & 14 & 15 \\ \hline 0 & 0 & 0 & 0 & 1 & 1 & 12 & 13 & 14 & 15 \\ \hline 0 & 0 & 0 & 0 & 1 & 1 & 12 & 13 & 14 & 15 \\ \hline 0 & 0 & 0 & 0 & 1 & 1 & 12 & 13 & 14 & 15 \\ \hline 0 & 0 & 0 & 0 & 1 & 1 & 12 & 13 & 14 & 15 \\ \hline 0 & 0 & 0 & 0 & 11 & 12 & 13 & 14 & 15 \\ \hline 0 & 0 & 0 & 11 & 1 & 1 & 1 & 1 & 1 & 1 $	$\begin{array}{c c c c c c c } 0 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 \\ \hline 0 & 0 & 0 & 0 & 1 & TO & A & & & & \\ \hline 0 & 0 & 0 & 1 & TO & A & & & & \\ \hline 0 & 0 & 0 & 1 & TO & O & A & & & & \\ \hline 0 & 0 & 0 & 1 & O & O & & & & & \\ \hline 0 & 0 & 1 & 10 & CrfD & 0 & L & A & & & \\ \hline 0 & 0 & 1 & 0 & 0 & CrfD & 0 & L & A & & & \\ \hline 0 & 0 & 1 & 0 & O & & & & & & \\ \hline 0 & 0 & 1 & 0 & O & & & & & & \\ \hline 0 & 0 & 1 & 10 & O & & & & & & \\ \hline 0 & 0 & 1 & 10 & O & & & & & & \\ \hline 0 & 0 & 1 & 10 & O & & & & & & \\ \hline 0 & 0 & 1 & 10 & O & & & & & & \\ \hline 0 & 0 & 1 & 11 & O & & & & & & \\ \hline 0 & 0 & 1 & 11 & O & & & & & & \\ \hline 0 & 0 & 1 & 11 & O & & & & & & \\ \hline 0 & 0 & 1 & 11 & O & & & & & & \\ \hline 0 & 0 & 0 & 1 & O & & & & & & \\ \hline 0 & 1 & 0 & 0 & 0 & & & & & & \\ \hline \end{array} $	$\begin{array}{c c c c c c } 0 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 \\ \hline \\ 0 & 0 & 0 & 10 & 10 & TO & A & \\ \hline \\ 0 & 0 & 0 & 0 & 11 & TO & A & \\ \hline \\ 0 & 0 & 0 & 11 & TO & 0 & A & \\ \hline \\ 0 & 0 & 0 & 0 & 0 & 0 & A & \\ \hline \\ 0 & 0 & 10 & 10 & CrfD & 0 & L & A & \\ \hline \\ 0 & 0 & 10 & 0 & 0 & 0 & CrfD & 0 & L & A & \\ \hline \\ 0 & 0 & 10 & 11 & CrfD & 0 & L & A & \\ \hline \\ 0 & 0 & 10 & 11 & CrfD & 0 & A & \\ \hline \\ 0 & 0 & 11 & 0 & 0 & 0 & A & \\ \hline \\ 0 & 0 & 11 & 10 & 0 & 0 & A & \\ \hline \\ 0 & 0 & 11 & 10 & 0 & 0 & 0 & 0 & 0 & 0$	$\begin{array}{c c c c c c } 0 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 20 & 20 \\ \hline 0 & 0 & 0 & 10 & 10 & TO & A & & & & & \\ \hline 0 & 0 & 0 & 11 & D & & & & & & & \\ \hline 0 & 0 & 0 & 11 & D & & & & & & & \\ \hline 0 & 0 & 0 & 0 & D & & & & & & & \\ \hline 0 & 0 & 10 & 0 & 0 & CrfD & 0 & L & A & & & & \\ \hline 0 & 0 & 10 & 0 & 0 & D & & & & & & \\ \hline 0 & 0 & 10 & 0 & 0 & D & & & & & & \\ \hline 0 & 0 & 10 & 0 & D & & & & & & & \\ \hline 0 & 0 & 10 & 0 & D & & & & & & & \\ \hline 0 & 0 & 10 & 11 & CrfD & 0 & & & & & & & \\ \hline 0 & 0 & 11 & 0 & D & & & & & & & \\ \hline 0 & 0 & 0 & 11 & 0 & D & & & & & & & \\ \hline 0 & 0 & 0 & 11 & 11 & D & & & & & & & \\ \hline 0 & 0 & 0 & 11 & 11 & D & & & & & & & \\ \hline 0 & 0 & 0 & 11 & 11 & D & & & & & & & \\ \hline 0 & 0 & 0 & 11 & 11 & D & & & & & & & \\ \hline 0 & 0 & 0 & 11 & 11 & D & & & & & & \\ \hline 0 & 0 & 0 & 0 & 11 & & & & & & & \\ \hline 0 & 1 & 0 & 0 & 0 & & & & & & \\ \hline 0 & 1 & 0 & 0 & 1 & & & & & & \\ \hline 0 & 1 & 0 & 0 & 1 & & & & & \\ \hline 0 & 1 & 0 & 0 & 1 & & & & & \\ \hline 0 & 1 & 0 & 0 & 1 & & & & & \\ \hline 0 & 1 & 0 & 0 & 1 & & & & & \\ \hline 0 & 1 & 0 & 0 & 1 & & & & \\ \hline 0 & 1 & 0 & 0 & 0 & & & & & \\ \hline 0 & 1 & 0 & 0 & 0 & & & & & \\ \hline 0 & 1 & 0 & 0 & 0 & & & & & \\ \hline 0 & 1 & 0 & 0 & 0 & & & & \\ \hline 0 & 1 & 0 & 0 & 0 & & & & \\ \hline 0 & 1 & 0 & 0 & 0 & & & & \\ \hline 0 & 1 & 0 & 0 & 0 & & & & \\ \hline \end{array} $	$\begin{array}{c c c c c c c } 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 &$	$\begin{array}{c c c c c c c c } 0 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 20 & 21 & 22 & 23 & 23 & 23 & 23 & 23 & 23$	$\begin{array}{c c c c c c c c c } 0 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 92 & 02 & 12 & 22 & 23 & 24 & 25 \\ \hline 0 & 0 & 0 & 0 & 10 & 0 & T & A & SIMM \\ \hline 0 & 0 & 0 & 11 & 0 & T & A & SIMM \\ \hline 0 & 0 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 10 & 0 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 10 & 0 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 10 & 0 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 10 & 0 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 10 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 11 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 11 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 11 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 11 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 11 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 11 & 0 & 0 & 0 & A & SIMM \\ \hline 0 & 0 & 11 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $	$\begin{array}{c c c c c c c c c } 0 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 20 & 21 & 22 & 23 & 24 & 25 & 26 \\ \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0       5       6       7       8       9       10       11       12       13       14       15       16       17       18       19       20       12       23       24       25       26       27       28       29         0       0       0       TO       A       Image: Sime interval int	

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21	22 23 24 25	26	27 28 29	30	31
crnand	010011	crbD	crbA	crbB		00111	0 0	001	-	0
crand	010011	crbD	crbA	crbB		01000	0 0	001		0
creqv	010011	crbD	crbA	crbB		01001	0 0	001		0
crorc	010011	crbD	crbA	crbB		01101	0 0	001		0
cror	010011	crbD	crbA	crbB		01110	0 0	001		0
bcctr <i>x</i>	010011	BO	BI	00000		10000	10	000		LK
rlwimi <i>x</i>	010100	S	А	SH		MB		ME		Rc
rlwinm <i>x</i>	010101	S	А	SH		MB		ME		Rc
rlwnm <i>x</i>	010111	S	А	В		MB		ME		Rc
ori	011000	S	А			UIMM				
oris	011001	S	А			UIMM				
xori	011010	S	А			UIMM				
xoris	011011	S	А			UIMM				
andi.	011100	S	А			UIMM				
andis.	011101	S	А			UIMM				
rldiclx <sup>4</sup>	011110	S	А	sh		mb		000	sh	Rc
rldicrx <sup>4</sup>	011110	S	А	sh		me		001	sh	Rc
rldicx <sup>4</sup>	011110	S	А	sh		mb		010	sh	Rc
rldimix <sup>4</sup>	011110	S	А	sh		mb		011	sh	Rc
rldclx <sup>4</sup>	011110	S	А	В		mb		01000		Rc
rldcrx <sup>4</sup>	011110	S	А	В		me		0100	1	Rc
cmp	011111	crfD 0 L	А	В		00000	0 0	000		0
tw	011111	TO	А	В		00000	0 0	100		0
subfc <i>x</i>	011111	D	А	В	OE	0000	00	1000		Rc
mulhdux <sup>4</sup>	011111	D	А	В	0	0000	0 0	1001		Rc
addc <i>x</i>	011111	D	А	В	OE	0000	00	1010		Rc
mulhwu <i>x</i>	011111	D	А	В	0	0000	0 0	1011		Rc
mfcr	011111	D	00000	00000		00000	10	011		0
lwarx	011111	D	А	В		00000	1 0	100		0
ldx <sup>4</sup>	011111	D	А	В		00000	10	101		0
lwzx	011111	D	А	В		00000	10	111		0
slw <i>x</i>	011111	S	А	В		00000	11	000		Rc
cntlzwx	011111	S	A	00000		00000	11	010		Rc

0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 3
011111	S	А	В	0000011011 R
011111	S	А	В	0000011100 R
011111	crfD 0 L	А	В	0000100000 0
011111	D	A	В	OE 0000101000 R
011111	D	A	В	0000110101 0
011111	00000	А	В	0000110110 0
011111	D	А	В	0000110111 0
011111	S	А	00000	0000111010 R
011111	S	А	В	0000111100 R
011111	TO	A	В	0001000100 0
011111	D	А	В	0 0001001001 R
011111	D	А	В	0 0001001011 R
011111	D	00000	00000	0001010011 0
011111	D	А	В	0001010100 0
011111	00000	А	В	0001010110 0
011111	D	А	В	0001010111 0
011111	D	А	00000	OE 0001101000 R
011111	D	А	В	0001110111 0
011111	S	А	В	0001111100 R
011111	D	А	В	OE 0010001000 R
011111	D	А	В	OE 0010001010 R
011111	S	0 CF	RM 0	0010010000 0
011111	S	00000	00000	0010010010 0
011111	S	А	В	0010010101 0
011111	S	A	В	0010010110 1
011111	S	А	В	0010010111 0
011111	S	А	В	0010110101 0
011111	S	А	В	0010110111 0
011111	D	А	00000	OE 0011001000 R
011111	D	А	00000	OE 0011001010 R
011111	S	0 SR	00000	0011010010 0
011111	S	A	В	0011010110 1
011111	S	А	В	0011010111 0
	0         5           0111111         0111111	$\begin{array}{c c c c c c } & 5 & 6 & 7 & 8 & 9 & 10 \\ \hline 0 & 111111 & S & \\ \hline 0 & 111111 & S & \\ \hline 0 & 111111 & CrfD & 0 & L \\ \hline 0 & 111111 & D & \\ \hline 0 & 111111 & D & \\ \hline 0 & 111111 & D & \\ \hline 0 & 111111 & S & \\ \hline 0 & 111111 & S & \\ \hline 0 & 111111 & S & \\ \hline 0 & 111111 & D & \\ \hline 0 & 111111 & S & \\ \hline \end{array} $	0       5       6       7       8       9       10       11       12       13       14       15         0111111       S       A       A       A       A         0111111       CrfD       0       L       A         0111111       D       A       A         0111111       S       A	

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
subfmex	011111	D	А	00000	OE 0011101000	Rc
mulid <sup>4</sup>	011111	D	А	В	OE 0011101001	Rc
addmex	011111	D	А	00000	OE 0011101010	Rc
mullw <i>x</i>	011111	D	А	В	OE 0011101011	Rc
mtsrin <sup>1,6</sup>	011111	S	00000	В	0011110010	0
dcbtst	011111	00000	А	В	0011110110	0
stbux	011111	S	А	В	0011110111	0
addx	011111	D	A	В	OE 0100001010	Rc
dcbt	011111	00000	А	В	0100010110	0
lhzx	011111	D	A	В	0100010111	0
eqv <i>x</i>	011111	S	А	В	0100011100	Rc
tlbie <sup>1,5</sup>	011111	00000	00000	В	0100110010	0
eciwx	011111	D	А	В	0100110110	0
lhzux	011111	D	А	В	0100110111	0
xorx	011111	S	А	В	0100111100	Rc
mfspr <sup>2</sup>	011111	D	s	pr	0101010011	0
Iwax 4	011111	D	А	В	0101010101	0
lhax	011111	D	А	В	0101010111	0
tlbia <sup>1,5</sup>	011111	00000	00000	00000	0101110010	0
mftb	011111	D	tt	or	0101110011	0
lwaux <sup>4</sup>	011111	D	А	В	0101110101	0
lhaux	011111	D	А	В	0101110111	0
sthx	011111	S	А	В	0110010111	0
orcx	011111	S	А	В	0110011100	Rc
sradix <sup>4</sup>	011111	S	А	sh	1100111011 sh	Rc
slbie $^{1,4,5}$	011111	00000	00000	В	0110110010	0
ecowx	011111	S	А	В	0110110110	0
sthux	011111	S	А	В	0110110111	0
orx	011111	S	А	В	0110111100	Rc
divdux <sup>4</sup>	011111	D	А	В	OE 0111001001	Rc
divwu <i>x</i>	011111	D	A	В	OE 0111001011	Rc
mtspr <sup>2</sup>	011111	S	s	pr	0111010011	0
dcbi	011111	00000	A	В	0111010110	0

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	) 31
nandx	011111	S	А	В	0111011100	Rc
divdx <sup>4</sup>	011111	D	A	В	OE 0111101001	Rc
divwx	011111	D	А	В	OE 0111101011	Rc
slbia <sup>1,4,5</sup>	011111	00000	00000	00000	0111110010	0
mcrxr	011111	crfD 0 0	00000	00000	100000000	0
lswx <sup>3</sup>	011111	D	A	В	1000010101	0
lwbrx	011111	D	А	В	1000010110	0
lfsx	011111	D	А	В	1000010111	0
srwx	011111	S	А	В	1000011000	Rc
srdx <sup>4</sup>	011111	S	А	В	1000011011	Rc
tlbsync 1,5	011111	00000	00000	00000	1000110110	0
lfsux	011111	D	А	В	1000110111	0
mfsr <sup>1,6</sup>	011111	D	0 SR	00000	1001010011	0
lswi <sup>3</sup>	011111	D	A	NB	1001010101	0
sync	011111	00000	00000	00000	1001010110	0
lfdx	011111	D	А	В	1001010111	0
lfdux	011111	D	А	В	1001110111	0
mfsrin <sup>1,6</sup>	011111	D	00000	В	1010010011	0
stswx <sup>3</sup>	011111	S	А	В	1010010101	0
stwbrx	011111	S	А	В	1010010110	0
stfsx	011111	S	А	В	1010010111	0
stfsux	011111	S	А	В	1010110111	0
stswi <sup>3</sup>	011111	S	А	NB	1011010101	0
stfdx	011111	S	А	В	1011010111	0
stfdux	011111	S	А	В	1011110111	0
lhbrx	011111	D	А	В	1100010110	0
srawx	011111	S	А	В	1100011000	Rc
sradx <sup>4</sup>	011111	S	А	В	1100011010	Rc
srawi <i>x</i>	011111	S	А	SH	1100111000	Rc
eieio	011111	00000	00000	00000	1101010110	0
sthbrx	011111	S	A	В	1110010110	0
extsh <i>x</i>	011111	S	А	00000	1110011010	Rc
extsb <i>x</i>	011111	S	А	00000	1110111010	Rc

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29	30 31
icbi	011111	00000	А	В	11110	10110	0
stfiwx 5	011111	s	А	В	11110	10111	0
extsw 4	011111	S	А	00000	11110	11010	Rc
dcbz	011111	00000	А	В	11111	10110	0
lwz	100000	D	А		d		
lwzu	100001	D	A		d		
lbz	100010	D	А		d		
lbzu	100011	D	A		d		
stw	100100	S	A		d		
stwu	100101	S	А		d		
stb	100110	S	A		d		
stbu	100111	S	A		d		
lhz	101000	D	А		d		
lhzu	101001	D	А		d		
lha	101010	D	А		d		
lhau	101011	D	А		d		
sth	101100	S	А		d		
sthu	101101	S	А		d		
Imw <sup>3</sup>	101110	D	А		d		
stmw <sup>3</sup>	101111	S	А		d		
lfs	110000	D	А		d		
lfsu	110001	D	А		d		
lfd	110010	D	А		d		
lfdu	110011	D	A		d		
stfs	110100	S	A		d		
stfsu	110101	S	A		d		
stfd	110110	S	A		d		
stfdu	110111	S	A		d		
ld <sup>4</sup>	111010	D	A		ds		00
ldu <sup>4</sup>	111010	D	А		ds		01
lwa <sup>4</sup>	111010	D	A		ds		10
fdivs <i>x</i>	111011	D	А	В	00000	10010	Rc
fsubs <i>x</i>	111011	D	A	В	00000	10100	Rc

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 3	0 31
faddsx	111011	D	А	В	00000	10101	Rc
fsqrtsx <sup>5</sup>	111011	D	00000	В	00000	10110	Rc
fresx 5	111011	D	00000	В	00000	11000	Rc
fmulsx	111011	D	А	00000	С	11001	Rc
fmsubsx	111011	D	А	В	С	11100	Rc
fmaddsx	111011	D	А	В	С	11101	Rc
fnmsubs <i>x</i>	111011	D	А	В	С	11110	Rc
fnmadds <i>x</i>	111011	D	А	В	С	11111	Rc
std <sup>4</sup>	111110	S	А		ds		00
stdu <sup>4</sup>	111110	S	А		ds		01
fcmpu	111111	crfD 0 0	А	В	00000	00000	0
frsp <i>x</i>	111111	D	00000	В	00000	01100	Rc
fctiw <i>x</i>	111111	D	00000	В	00000	01110	
fctiwz <i>x</i>	111111	D	00000	В	00000	01111	Rc
f <b>div</b> x	111111	D	А	В	00000	10010	Rc
fsub <i>x</i>	111111	D	А	В	00000	10100	Rc
fadd <i>x</i>	111111	D	А	В	00000	10101	Rc
fsqrtx <sup>5</sup>	111111	D	00000	В	00000	10110	Rc
fselx <sup>5</sup>	111111	D	А	В	С	10111	Rc
fmul <i>x</i>	111111	D	А	00000	С	11001	Rc
frsqrtex <sup>5</sup>	111111	D	00000	В	00000	11010	Rc
fmsub <i>x</i>	111111	D	А	В	С	11100	Rc
fmadd <i>x</i>	111111	D	А	В	С	11101	Rc
fnmsub <i>x</i>	111111	D	А	В	С	11110	Rc
fnmaddx	111111	D	A	В	С	11111	Rc
fcmpo	111111	crfD 0 0	A	В	00001	00000	0
mtfsb1x	111111	crbD	00000	00000	00001	00110	Rc
fneg <i>x</i>	111111	D	00000	В	00001	01000	Rc
mcrfs	111111	crfD 0 0	crfS 0 0	00000	00010	00000	0
mtfsb0 <i>x</i>	111111	crbD	00000	00000	00010	00110	Rc
fmrx	111111	D	00000	В	00010	01000	Rc
mtfsfi <i>x</i>	111111	crfD 0 0	00000	IMM 0	00100	00110	Rc
fnabs <i>x</i>	111111	D	00000	В	00100	01000	Rc

Name	0 5	0 / 0 9 10	11 12 13 14 13	10 17 10 19 20	21 22 23 24 23 20 21 20 29 30	51
fabs <i>x</i>	111111	D	00000	В	010001000	Rc
mffs <i>x</i>	111111	D	00000	00000	1001000111	Rc
mtfsfx	111111	0 F	M 0	В	1011000111	Rc
fctidx <sup>4</sup>	111111	D	00000	В	1100101110	Rc
fctidzx <sup>4</sup>	111111	D	00000	В	1100101111	Rc
fcfidx <sup>4</sup>	111111	D	00000	В	1101001110	Rc

Nomo 0 -

<sup>1</sup> Supervisor-level instruction
 <sup>2</sup> Supervisor- and user-level instruction
 <sup>3</sup> Load and store string or multiple instruction
 <sup>4</sup> 64-bit instruction
 <sup>5</sup> Optional instruction
 <sup>6</sup> 32-bit instruction only

© Motorola Inc. 1995 Portions hereof © International Business Machines Corp. 1991–1995. All rights reserved.

This document contains information on a new product under development by Motorola and IBM. Motorola and IBM reserve the right to change or discontinue this product without notice. Information in this document is provided solely to enable system and software implementers to use PowerPC microprocessors. There are no express or implied copyright or patent licenses granted hereunder by Motorola or IBM to design, modify the design of, or fabricate circuits based on the information in this document.

The PowerPC 60x microprocessors embody the intellectual property of Motorola and of IBM. However, neither Motorola nor IBM assumes any responsibility or liability as to any aspects of the performance, operation, or other attributes of the microprocessor as marketed by the other party or by any third party. Neither Motorola nor IBM is to be considered an agent or representative of the other, and neither has assumed, created, or granted hereby any right or authority to the other, or to any third party, to assume or create any express or implied obligations on its behalf. Information such as data sheets, as well as sales terms and conditions such as prices, schedules, and support, for the product may vary as between parties selling the product. Accordingly, customers wishing to learn more information about the products as marketed by a given party should contact that party.

Both Motorola and IBM reserve the right to modify this manual and/or any of the products as described herein without further notice. NOTHING IN THIS MANUAL, NOR IN ANY OF THE ERRATA SHEETS, DATA SHEETS, AND OTHER SUPPORTING DOCUMENTATION, SHALL BE INTERPRETED AS THE CONVEYANCE BY MOTOROLA OR IBM OF AN EXPRESS WARRANTY OF ANY KIND OR IMPLIED WARRANTY. REPRESENTATION, OR GUARANTEE REGARDING THE MERCHANTABILITY OR FITNESS OF THE PRODUCTS FOR ANY PARTICULAR PURPOSE. Neither Motorola nor IBM assumes any liability or obligation for damages of any kind arising out of the application or use of these materials. Any warranty or other obligations as to the products described herein shall be undertaken solely by the marketing party to the customer, under a separate sale agreement between the marketing party and the customer. In the absence of such an agreement, no liability is assumed by Motorola, IBM, or the marketing party for any damages, actual or otherwise.

"Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals," must be validated for each customer application by customer's technical experts. Neither Motorola nor IBM convey any license under their respective intellectual property rights nor the rights of others. Neither Motorola nor IBM makes any claim, warranty, or representation, expressor implied, that the products described in this manual are designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the product coaled create a situation where personal injury or death may occur. Should usisomer purchase or use the products for any such unintended or unauthorized application, customer shall indernify and hold Motorola and IBM and their respective officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death masociated with such unintended or unauthorized use, even if such claim alleges that Motorola or IBM was negligent regarding the design or manufacture of the part.

Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

IBM and IBM logo are registered trademarks, and IBM Microelectronics is a trademark of International Business Machines Corp. The PowerPC gname, PowerPC logotype, and PowerPC 601 are trademarks of International Business Machines Corp. used by Motorola under license from International Business Machines Corp. International Business Machines Corp. is an Equal Opportunity/Affirmative Action Employer.